blob: 4e83f3e034f3873d531580550a1940b4b49f6461 [file] [log] [blame]
Magnus Dammb2623a62010-03-19 04:47:10 +00001/*
2 * Header for the new SH dmaengine driver
3 *
4 * Copyright (C) 2010 Guennadi Liakhovetski <g.liakhovetski@gmx.de>
5 *
6 * This program is free software; you can redistribute it and/or modify
7 * it under the terms of the GNU General Public License version 2 as
8 * published by the Free Software Foundation.
9 */
10#ifndef SH_DMA_H
11#define SH_DMA_H
12
Magnus Dammb2623a62010-03-19 04:47:10 +000013#include <linux/dmaengine.h>
Guennadi Liakhovetski5902c9a2012-05-09 17:09:14 +020014#include <linux/list.h>
15#include <linux/shdma-base.h>
Guennadi Liakhovetskice3a1ab2012-05-09 17:09:21 +020016#include <linux/types.h>
17
18struct device;
Magnus Dammb2623a62010-03-19 04:47:10 +000019
20/* Used by slave DMA clients to request DMA to/from a specific peripheral */
21struct sh_dmae_slave {
Guennadi Liakhovetskice3a1ab2012-05-09 17:09:21 +020022 struct shdma_slave shdma_slave; /* Set by the platform */
Magnus Dammb2623a62010-03-19 04:47:10 +000023};
24
Guennadi Liakhovetskice3a1ab2012-05-09 17:09:21 +020025/*
26 * Supplied by platforms to specify, how a DMA channel has to be configured for
27 * a certain peripheral
28 */
Magnus Dammb2623a62010-03-19 04:47:10 +000029struct sh_dmae_slave_config {
Guennadi Liakhovetskic2cdb7e2012-07-05 12:29:41 +020030 int slave_id;
31 dma_addr_t addr;
32 u32 chcr;
33 char mid_rid;
Magnus Dammb2623a62010-03-19 04:47:10 +000034};
35
36struct sh_dmae_channel {
37 unsigned int offset;
38 unsigned int dmars;
39 unsigned int dmars_bit;
Guennadi Liakhovetskic11b46c322012-01-04 15:34:17 +010040 unsigned int chclr_offset;
Magnus Dammb2623a62010-03-19 04:47:10 +000041};
42
43struct sh_dmae_pdata {
Guennadi Liakhovetski5bac9422010-04-21 15:36:49 +000044 const struct sh_dmae_slave_config *slave;
Magnus Dammb2623a62010-03-19 04:47:10 +000045 int slave_num;
Guennadi Liakhovetski5bac9422010-04-21 15:36:49 +000046 const struct sh_dmae_channel *channel;
Magnus Dammb2623a62010-03-19 04:47:10 +000047 int channel_num;
48 unsigned int ts_low_shift;
49 unsigned int ts_low_mask;
50 unsigned int ts_high_shift;
51 unsigned int ts_high_mask;
Guennadi Liakhovetski5bac9422010-04-21 15:36:49 +000052 const unsigned int *ts_shift;
Magnus Dammb2623a62010-03-19 04:47:10 +000053 int ts_shift_num;
54 u16 dmaor_init;
Kuninori Morimoto5899a722011-06-17 08:20:40 +000055 unsigned int chcr_offset;
Kuninori Morimoto67c62692011-06-17 08:20:51 +000056 u32 chcr_ie_bit;
Kuninori Morimotoe76c3af2011-06-17 08:20:56 +000057
58 unsigned int dmaor_is_32bit:1;
Kuninori Morimoto260bf2c2011-06-17 08:21:05 +000059 unsigned int needs_tend_set:1;
60 unsigned int no_dmars:1;
Guennadi Liakhovetskic11b46c322012-01-04 15:34:17 +010061 unsigned int chclr_present:1;
Guennadi Liakhovetskie9c8d7a02012-01-18 10:14:25 +010062 unsigned int slave_only:1;
Magnus Dammb2623a62010-03-19 04:47:10 +000063};
64
65/* DMA register */
66#define SAR 0x00
67#define DAR 0x04
68#define TCR 0x08
69#define CHCR 0x0C
70#define DMAOR 0x40
71
Kuninori Morimoto260bf2c2011-06-17 08:21:05 +000072#define TEND 0x18 /* USB-DMAC */
73
Magnus Dammb2623a62010-03-19 04:47:10 +000074/* DMAOR definitions */
75#define DMAOR_AE 0x00000004
76#define DMAOR_NMIF 0x00000002
77#define DMAOR_DME 0x00000001
78
79/* Definitions for the SuperH DMAC */
80#define REQ_L 0x00000000
81#define REQ_E 0x00080000
82#define RACK_H 0x00000000
83#define RACK_L 0x00040000
84#define ACK_R 0x00000000
85#define ACK_W 0x00020000
86#define ACK_H 0x00000000
87#define ACK_L 0x00010000
88#define DM_INC 0x00004000
89#define DM_DEC 0x00008000
90#define DM_FIX 0x0000c000
91#define SM_INC 0x00001000
92#define SM_DEC 0x00002000
93#define SM_FIX 0x00003000
94#define RS_IN 0x00000200
95#define RS_OUT 0x00000300
96#define TS_BLK 0x00000040
97#define TM_BUR 0x00000020
98#define CHCR_DE 0x00000001
99#define CHCR_TE 0x00000002
100#define CHCR_IE 0x00000004
101
Magnus Dammb2623a62010-03-19 04:47:10 +0000102#endif