blob: 129bc674dcf5df4ed3b2e184391fda0ada071618 [file] [log] [blame]
Magnus Damm3e947942008-02-22 19:55:15 +09001#ifndef __SMC91X_H__
2#define __SMC91X_H__
3
Russell King2fb04fd2016-08-27 17:33:03 +01004/*
5 * These bits define which access sizes a platform can support, rather
6 * than the maximal access size. So, if your platform can do 16-bit
7 * and 32-bit accesses to the SMC91x device, but not 8-bit, set both
8 * SMC91X_USE_16BIT and SMC91X_USE_32BIT.
9 *
10 * The SMC91x driver requires at least one of SMC91X_USE_8BIT or
11 * SMC91X_USE_16BIT to be supported - just setting SMC91X_USE_32BIT is
12 * an invalid configuration.
13 */
Magnus Damm3e947942008-02-22 19:55:15 +090014#define SMC91X_USE_8BIT (1 << 0)
15#define SMC91X_USE_16BIT (1 << 1)
16#define SMC91X_USE_32BIT (1 << 2)
17
Eric Miaoc4f0e762008-06-19 17:39:03 +080018#define SMC91X_NOWAIT (1 << 3)
19
Eric Miao15919882008-06-24 13:38:50 +080020/* two bits for IO_SHIFT, let's hope later designs will keep this sane */
21#define SMC91X_IO_SHIFT_0 (0 << 4)
22#define SMC91X_IO_SHIFT_1 (1 << 4)
23#define SMC91X_IO_SHIFT_2 (2 << 4)
24#define SMC91X_IO_SHIFT_3 (3 << 4)
25#define SMC91X_IO_SHIFT(x) (((x) >> 4) & 0x3)
26
Eric Miao52256c02008-06-24 15:36:05 +080027#define SMC91X_USE_DMA (1 << 6)
28
Marc Zyngierfb683f12008-08-22 16:36:28 +020029#define RPC_LED_100_10 (0x00) /* LED = 100Mbps OR's with 10Mbps link detect */
30#define RPC_LED_RES (0x01) /* LED = Reserved */
31#define RPC_LED_10 (0x02) /* LED = 10Mbps link detect */
32#define RPC_LED_FD (0x03) /* LED = Full Duplex Mode */
33#define RPC_LED_TX_RX (0x04) /* LED = TX or RX packet occurred */
Lucas De Marchi25985ed2011-03-30 22:57:33 -030034#define RPC_LED_100 (0x05) /* LED = 100Mbps link detect */
Marc Zyngierfb683f12008-08-22 16:36:28 +020035#define RPC_LED_TX (0x06) /* LED = TX packet occurred */
36#define RPC_LED_RX (0x07) /* LED = RX packet occurred */
37
Magnus Damm3e947942008-02-22 19:55:15 +090038struct smc91x_platdata {
39 unsigned long flags;
Russell Kingb0dbcf52008-09-04 21:13:37 +010040 unsigned char leda;
41 unsigned char ledb;
Robert Jarzmik9a974342016-10-17 21:45:29 +020042 bool pxa_u16_align4; /* PXA buggy u16 writes on 4*n+2 addresses */
Magnus Damm3e947942008-02-22 19:55:15 +090043};
44
45#endif /* __SMC91X_H__ */