blob: 310d5dff89fca6347f34ce38e112dbf2116a87f6 [file] [log] [blame]
Linus Torvalds1da177e2005-04-16 15:20:36 -07001/*
2 *
3 * BRIEF MODULE DESCRIPTION
4 * 4G Systems MTX-1 board setup.
5 *
6 * Copyright 2003 MontaVista Software Inc.
7 * Author: MontaVista Software, Inc.
8 * ppopov@mvista.com or source@mvista.com
9 * Bruno Randolf <bruno.randolf@4g-systems.biz>
10 *
11 * This program is free software; you can redistribute it and/or modify it
12 * under the terms of the GNU General Public License as published by the
13 * Free Software Foundation; either version 2 of the License, or (at your
14 * option) any later version.
15 *
16 * THIS SOFTWARE IS PROVIDED ``AS IS'' AND ANY EXPRESS OR IMPLIED
17 * WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF
18 * MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED. IN
19 * NO EVENT SHALL THE AUTHOR BE LIABLE FOR ANY DIRECT, INDIRECT,
20 * INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT
21 * NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF
22 * USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON
23 * ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
24 * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF
25 * THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
26 *
27 * You should have received a copy of the GNU General Public License along
28 * with this program; if not, write to the Free Software Foundation, Inc.,
29 * 675 Mass Ave, Cambridge, MA 02139, USA.
30 */
Linus Torvalds1da177e2005-04-16 15:20:36 -070031#include <linux/init.h>
32#include <linux/sched.h>
33#include <linux/ioport.h>
34#include <linux/mm.h>
35#include <linux/console.h>
36#include <linux/delay.h>
37
38#include <asm/cpu.h>
39#include <asm/bootinfo.h>
40#include <asm/irq.h>
41#include <asm/mipsregs.h>
42#include <asm/reboot.h>
43#include <asm/pgtable.h>
44#include <asm/mach-au1x00/au1000.h>
45
Florian Fainellibaa545f2007-03-02 22:07:48 +010046extern int (*board_pci_idsel)(unsigned int devsel, int assert);
47int mtx1_pci_idsel(unsigned int devsel, int assert);
48
Ralf Baechle49a89ef2007-10-11 23:46:15 +010049void board_reset(void)
Linus Torvalds1da177e2005-04-16 15:20:36 -070050{
51 /* Hit BCSR.SYSTEM_CONTROL[SW_RST] */
52 au_writel(0x00000000, 0xAE00001C);
53}
54
55void __init board_setup(void)
56{
Florian Fainellif7086312007-09-25 17:07:24 +020057#if defined(CONFIG_USB_OHCI_HCD) || defined(CONFIG_USB_OHCI_HCD_MODULE)
Linus Torvalds1da177e2005-04-16 15:20:36 -070058 // enable USB power switch
59 au_writel( au_readl(GPIO2_DIR) | 0x10, GPIO2_DIR );
60 au_writel( 0x100000, GPIO2_OUTPUT );
Florian Fainellif7086312007-09-25 17:07:24 +020061#endif /* defined(CONFIG_USB_OHCI_HCD) || defined(CONFIG_USB_OHCI_HCD_MODULE) */
Linus Torvalds1da177e2005-04-16 15:20:36 -070062
63#ifdef CONFIG_PCI
64#if defined(__MIPSEB__)
65 au_writel(0xf | (2<<6) | (1<<4), Au1500_PCI_CFG);
66#else
67 au_writel(0xf, Au1500_PCI_CFG);
68#endif
69#endif
70
71 // initialize sys_pinfunc:
Florian Fainelli6fff9892007-03-02 22:07:41 +010072 au_writel( SYS_PF_NI2, SYS_PINFUNC );
Linus Torvalds1da177e2005-04-16 15:20:36 -070073
74 // initialize GPIO
75 au_writel( 0xFFFFFFFF, SYS_TRIOUTCLR );
76 au_writel( 0x00000001, SYS_OUTPUTCLR ); // set M66EN (PCI 66MHz) to OFF
77 au_writel( 0x00000008, SYS_OUTPUTSET ); // set PCI CLKRUN# to OFF
Florian Fainellibaa545f2007-03-02 22:07:48 +010078 au_writel( 0x00000002, SYS_OUTPUTSET ); // set EXT_IO3 ON
Linus Torvalds1da177e2005-04-16 15:20:36 -070079 au_writel( 0x00000020, SYS_OUTPUTCLR ); // set eth PHY TX_ER to OFF
80
81 // enable LED and set it to green
82 au_writel( au_readl(GPIO2_DIR) | 0x1800, GPIO2_DIR );
83 au_writel( 0x18000800, GPIO2_OUTPUT );
84
Florian Fainellibaa545f2007-03-02 22:07:48 +010085 board_pci_idsel = mtx1_pci_idsel;
86
Linus Torvalds1da177e2005-04-16 15:20:36 -070087 printk("4G Systems MTX-1 Board\n");
88}
Florian Fainellibaa545f2007-03-02 22:07:48 +010089
90int
91mtx1_pci_idsel(unsigned int devsel, int assert)
92{
93#define MTX_IDSEL_ONLY_0_AND_3 0
94#if MTX_IDSEL_ONLY_0_AND_3
95 if (devsel != 0 && devsel != 3) {
96 printk("*** not 0 or 3\n");
97 return 0;
98 }
99#endif
100
101 if (assert && devsel != 0) {
Joe Perches603e82e2008-02-03 16:54:53 +0200102 // suppress signal to cardbus
Florian Fainellibaa545f2007-03-02 22:07:48 +0100103 au_writel( 0x00000002, SYS_OUTPUTCLR ); // set EXT_IO3 OFF
104 }
105 else {
106 au_writel( 0x00000002, SYS_OUTPUTSET ); // set EXT_IO3 ON
107 }
108 au_sync_udelay(1);
109 return 1;
110}
111