Gitiles
Code Review Sign In
gerrit-public.fairphone.software / kernel / msm-4.19 / d1847eb33d0cde932a416460c4e73165e72ffc59 / . / drivers / gpu / drm / msm / Makefile
blob: a76d904f1b1518f06e448b9b56a1a66b9c1264bc [file] [log] [blame]
Greg Kroah-Hartmanb2441312017-11-01 15:07:57 +0100[diff] [blame]1# SPDX-License-Identifier: GPL-2.0
Samantha Trane1905eb2018-10-19 08:40:46 -0700[diff] [blame]2ccflags-y := -Iinclude/drm -Idrivers/gpu/drm/msm -Idrivers/gpu/drm/msm/dsi-staging -Idrivers/gpu/drm/msm/dp
Samantha Tran1eae18f2018-10-15 14:04:01 -0700[diff] [blame]3ccflags-y += -Idrivers/gpu/drm/msm/display-manager
Hai Li5c829022015-08-13 17:45:52 -0400[diff] [blame]4ccflags-$(CONFIG_DRM_MSM_DSI) += -Idrivers/gpu/drm/msm/dsi
Samantha Tran1eae18f2018-10-15 14:04:01 -0700[diff] [blame]5ccflags-$(CONFIG_DRM_MSM_DSI_PLL) += -Idrivers/gpu/drm/msm/dsi
Samantha Trane1905eb2018-10-19 08:40:46 -0700[diff] [blame]6ccflags-y += -Idrivers/gpu/drm/msm/sde
Samantha Tran1eae18f2018-10-15 14:04:01 -0700[diff] [blame]7ccflags-y += -Idrivers/media/platform/msm/sde/rotator
8ccflags-y += -Idrivers/gpu/drm/msm/hdmi
Rob Clarkc8afe682013-06-26 12:44:06 -0400[diff] [blame]9
Samantha Tran1eae18f2018-10-15 14:04:01 -0700[diff] [blame]10msm_drm-$(CONFIG_DRM_MSM_DP) += dp/dp_usbpd.o \
11 dp/dp_parser.o \
12 dp/dp_power.o \
13 dp/dp_catalog.o \
14 dp/dp_catalog_v420.o \
Samantha Trane1905eb2018-10-19 08:40:46 -0700[diff] [blame]15 dp/dp_catalog_v200.o \
Samantha Tran1eae18f2018-10-15 14:04:01 -0700[diff] [blame]16 dp/dp_aux.o \
17 dp/dp_panel.o \
18 dp/dp_link.o \
19 dp/dp_ctrl.o \
20 dp/dp_audio.o \
21 dp/dp_debug.o \
Samantha Trane1905eb2018-10-19 08:40:46 -0700[diff] [blame]22 dp/dp_hpd.o \
23 dp/dp_gpio_hpd.o \
Satya Rama Aditya Pinapala10ffbfa2019-01-21 11:02:56 -0800[diff] [blame]24 dp/dp_lphw_hpd.o \
Samantha Tran1eae18f2018-10-15 14:04:01 -0700[diff] [blame]25 dp/dp_display.o \
26 dp/dp_drm.o \
27 dp/dp_hdcp2p2.o \
28 dp/dp_mst_drm.o
29
30msm_drm-$(CONFIG_DRM_MSM_SDE) += sde/sde_crtc.o \
31 sde/sde_encoder.o \
32 sde/sde_encoder_phys_vid.o \
33 sde/sde_encoder_phys_cmd.o \
34 sde/sde_irq.o \
35 sde/sde_core_irq.o \
36 sde/sde_core_perf.o \
37 sde/sde_rm.o \
38 sde/sde_kms_utils.o \
39 sde/sde_kms.o \
40 sde/sde_plane.o \
41 sde/sde_connector.o \
42 sde/sde_color_processing.o \
43 sde/sde_vbif.o \
44 sde_dbg.o \
45 sde_dbg_evtlog.o \
46 sde_io_util.o \
47 sde/sde_hw_reg_dma_v1_color_proc.o \
48 sde/sde_hw_color_proc_v4.o \
49 sde/sde_hw_ad4.o \
Ingrid Gallardoa7a5c832018-08-06 17:44:19 -0700[diff] [blame]50 sde/sde_hw_uidle.o \
Samantha Tran1eae18f2018-10-15 14:04:01 -0700[diff] [blame]51 sde_edid_parser.o \
52 sde_hdcp_1x.o \
53 sde_hdcp_2x.o
54
55msm_drm-$(CONFIG_DRM_MSM_HDMI) += hdmi/hdmi.o \
Rob Clarkc0c0d9e2013-12-11 14:44:02 -0500[diff] [blame]56 hdmi/hdmi_audio.o \
Rob Clarka3376e32013-08-30 13:02:15 -0400[diff] [blame]57 hdmi/hdmi_bridge.o \
Rob Clarkc8afe682013-06-26 12:44:06 -0400[diff] [blame]58 hdmi/hdmi_connector.o \
59 hdmi/hdmi_i2c.o \
Archit Taneja15b4a452016-02-25 11:22:38 +0530[diff] [blame]60 hdmi/hdmi_phy.o \
Rob Clarkc8afe682013-06-26 12:44:06 -0400[diff] [blame]61 hdmi/hdmi_phy_8960.o \
62 hdmi/hdmi_phy_8x60.o \
Rob Clarkdada25b2013-12-01 12:12:54 -0500[diff] [blame]63 hdmi/hdmi_phy_8x74.o \
Samantha Tran1eae18f2018-10-15 14:04:01 -0700[diff] [blame]64
65msm_drm-$(CONFIG_DRM_MSM_EDP) += edp/edp.o \
Hai Liab5b0102015-01-07 18:47:44 -0500[diff] [blame]66 edp/edp_aux.o \
67 edp/edp_bridge.o \
68 edp/edp_connector.o \
69 edp/edp_ctrl.o \
70 edp/edp_phy.o \
Samantha Tran1eae18f2018-10-15 14:04:01 -0700[diff] [blame]71
72msm_drm-$(CONFIG_DRM_MSM_MDP5) += disp/mdp_format.o \
Rob Clark14be3202018-02-12 08:18:27 -0500[diff] [blame]73 disp/mdp_kms.o \
Rob Clark14be3202018-02-12 08:18:27 -0500[diff] [blame]74 disp/mdp5/mdp5_cfg.o \
75 disp/mdp5/mdp5_ctl.o \
76 disp/mdp5/mdp5_crtc.o \
77 disp/mdp5/mdp5_encoder.o \
78 disp/mdp5/mdp5_irq.o \
79 disp/mdp5/mdp5_mdss.o \
80 disp/mdp5/mdp5_kms.o \
81 disp/mdp5/mdp5_pipe.o \
82 disp/mdp5/mdp5_mixer.o \
83 disp/mdp5/mdp5_plane.o \
84 disp/mdp5/mdp5_smp.o \
Samantha Tran1eae18f2018-10-15 14:04:01 -0700[diff] [blame]85
86msm_drm-$(CONFIG_DRM_SDE_RSC) += sde_rsc.o \
87 sde_rsc_hw.o \
Dhaval Patel08ce1af2018-09-25 14:06:10 -0700[diff] [blame]88 sde_rsc_hw_v3.o \
Samantha Tran1eae18f2018-10-15 14:04:01 -0700[diff] [blame]89
90# use drm gpu driver only if qcom_kgsl driver not available
91ifneq ($(CONFIG_QCOM_KGSL),y)
92msm_drm-y += adreno/adreno_device.o \
93 adreno/adreno_gpu.o \
94 adreno/a3xx_gpu.o \
95 adreno/a4xx_gpu.o \
96 adreno/a5xx_gpu.o \
97 adreno/a5xx_power.o \
98 adreno/a5xx_preempt.o \
99 adreno/a6xx_gpu.o \
100 adreno/a6xx_gmu.o \
101 adreno/a6xx_hfi.o
102endif
103
104msm_drm-$(CONFIG_DRM_MSM_MDP4) += disp/mdp4/mdp4_crtc.o \
105 disp/mdp4/mdp4_dtv_encoder.o \
106 disp/mdp4/mdp4_lcdc_encoder.o \
107 disp/mdp4/mdp4_lvds_connector.o \
108 disp/mdp4/mdp4_irq.o \
109 disp/mdp4/mdp4_kms.o \
110 disp/mdp4/mdp4_plane.o
111
112msm_drm-$(CONFIG_DRM_FBDEV_EMULATION) += msm_fbdev.o
113ifeq ($(CONFIG_DRM_MSM_SDE),y)
114msm_drm-$(CONFIG_SYNC_FILE) += sde/sde_fence.o
115endif
116msm_drm-$(CONFIG_COMMON_CLK) += disp/mdp4/mdp4_lvds_pll.o
117msm_drm-$(CONFIG_COMMON_CLK) += hdmi/hdmi_pll_8960.o
118msm_drm-$(CONFIG_COMMON_CLK) += hdmi/hdmi_phy_8996.o
119
120msm_drm-$(CONFIG_DRM_MSM_HDMI_HDCP) += hdmi/hdmi_hdcp.o
121
122msm_drm-$(CONFIG_DRM_MSM_DSI) += dsi/dsi.o \
123 disp/mdp4/mdp4_dsi_encoder.o \
124 dsi/dsi_cfg.o \
125 dsi/dsi_host.o \
126 dsi/dsi_manager.o \
127 dsi/phy/dsi_phy.o \
128 disp/mdp5/mdp5_cmd_encoder.o
129
130msm_drm-$(CONFIG_DRM_MSM_DSI_28NM_PHY) += dsi/phy/dsi_phy_28nm.o
131msm_drm-$(CONFIG_DRM_MSM_DSI_20NM_PHY) += dsi/phy/dsi_phy_20nm.o
132msm_drm-$(CONFIG_DRM_MSM_DSI_28NM_8960_PHY) += dsi/phy/dsi_phy_28nm_8960.o
133msm_drm-$(CONFIG_DRM_MSM_DSI_14NM_PHY) += dsi/phy/dsi_phy_14nm.o
134msm_drm-$(CONFIG_DRM_MSM_DSI_10NM_PHY) += dsi/phy/dsi_phy_10nm.o
135
136ifeq ($(CONFIG_DRM_MSM_DSI_PLL),y)
137msm_drm-y += dsi/pll/dsi_pll.o
138msm_drm-$(CONFIG_DRM_MSM_DSI_28NM_PHY) += dsi/pll/dsi_pll_28nm.o
139msm_drm-$(CONFIG_DRM_MSM_DSI_28NM_8960_PHY) += dsi/pll/dsi_pll_28nm_8960.o
140msm_drm-$(CONFIG_DRM_MSM_DSI_14NM_PHY) += dsi/pll/dsi_pll_14nm.o
141msm_drm-$(CONFIG_DRM_MSM_DSI_10NM_PHY) += dsi/pll/dsi_pll_10nm.o
142endif
143msm_drm-$(CONFIG_DRM_MSM_DSI_STAGING) += dsi-staging/dsi_phy.o \
144 dsi-staging/dsi_pwr.o \
145 dsi-staging/dsi_phy.o \
146 dsi-staging/dsi_phy_hw_v2_0.o \
147 dsi-staging/dsi_phy_hw_v3_0.o \
148 dsi-staging/dsi_phy_hw_v4_0.o \
149 dsi-staging/dsi_phy_timing_calc.o \
150 dsi-staging/dsi_phy_timing_v2_0.o \
151 dsi-staging/dsi_phy_timing_v3_0.o \
152 dsi-staging/dsi_phy_timing_v4_0.o \
153 dsi-staging/dsi_ctrl_hw_cmn.o \
154 dsi-staging/dsi_ctrl_hw_1_4.o \
155 dsi-staging/dsi_ctrl_hw_2_0.o \
156 dsi-staging/dsi_ctrl_hw_2_2.o \
157 dsi-staging/dsi_ctrl.o \
158 dsi-staging/dsi_catalog.o \
159 dsi-staging/dsi_drm.o \
160 dsi-staging/dsi_display.o \
161 dsi-staging/dsi_panel.o \
162 dsi-staging/dsi_clk_manager.o \
163 dsi-staging/dsi_display_test.o
164
165msm_drm-$(CONFIG_DSI_PARSER) += dsi-staging/dsi_parser.o
166
167msm_drm-$(CONFIG_DRM_MSM_DSI_PLL) += dsi/pll/dsi_pll.o \
168 dsi/pll/dsi_pll_28nm.o
169
170msm_drm-$(CONFIG_DRM_MSM_SDE) += \
171 sde/sde_hw_catalog.o \
172 sde/sde_hw_cdm.o \
173 sde/sde_hw_dspp.o \
174 sde/sde_hw_intf.o \
175 sde/sde_hw_lm.o \
176 sde/sde_hw_ctl.o \
177 sde/sde_hw_util.o \
178 sde/sde_hw_sspp.o \
179 sde/sde_hw_wb.o \
Samantha Tran1eae18f2018-10-15 14:04:01 -0700[diff] [blame]180 sde/sde_hw_pingpong.o \
181 sde/sde_hw_top.o \
182 sde/sde_hw_interrupts.o \
183 sde/sde_hw_vbif.o \
184 sde/sde_hw_blk.o \
185 sde/sde_formats.o \
186 sde_power_handle.o \
187 sde/sde_hw_color_processing_v1_7.o \
188 sde/sde_reg_dma.o \
189 sde/sde_hw_reg_dma_v1.o \
190 sde/sde_hw_dsc.o \
191 sde/sde_hw_ds.o
192
193msm_drm-$(CONFIG_DRM_SDE_WB) += sde/sde_wb.o \
194 sde/sde_encoder_phys_wb.o
195
196msm_drm-$(CONFIG_DRM_MSM) += \
Rob Clarkcf3a7e42014-11-08 13:21:06 -0500[diff] [blame]197 msm_atomic.o \
Rob Clarkedcd60c2016-03-16 12:56:12 -0400[diff] [blame]198 msm_debugfs.o \
Rob Clarkc8afe682013-06-26 12:44:06 -0400[diff] [blame]199 msm_drv.o \
200 msm_fb.o \
Rob Clarkfde5de62016-03-15 15:35:08 -0400[diff] [blame]201 msm_fence.o \
Rob Clark7198e6b2013-07-19 12:59:32 -0400[diff] [blame]202 msm_gem.o \
Rob Clark05b84912013-09-28 11:28:35 -0400[diff] [blame]203 msm_gem_prime.o \
Rob Clark68209392016-05-17 16:19:32 -0400[diff] [blame]204 msm_gem_shrinker.o \
Rob Clark7198e6b2013-07-19 12:59:32 -0400[diff] [blame]205 msm_gem_submit.o \
Rob Clark667ce332016-09-28 19:58:32 -0400[diff] [blame]206 msm_gem_vma.o \
Rob Clark7198e6b2013-07-19 12:59:32 -0400[diff] [blame]207 msm_gpu.o \
Rob Clark871d8122013-11-16 12:56:06 -0500[diff] [blame]208 msm_iommu.o \
Samantha Trane1905eb2018-10-19 08:40:46 -0700[diff] [blame]209 msm_smmu.o \
Rob Clark70c70f02014-05-30 14:49:43 -0400[diff] [blame]210 msm_perf.o \
Samantha Trane1905eb2018-10-19 08:40:46 -0700[diff] [blame]211 msm_prop.o \
Rob Clarka7d3c952014-05-30 14:47:38 -0400[diff] [blame]212 msm_rd.o \
Jordan Crousef7de1542017-10-20 11:06:55 -0600[diff] [blame]213 msm_ringbuffer.o \
214 msm_submitqueue.o
Rob Clarkc8afe682013-06-26 12:44:06 -0400[diff] [blame]215
Samantha Tran1eae18f2018-10-15 14:04:01 -0700[diff] [blame]216msm_drm-$(CONFIG_DEBUG_FS) += adreno/a5xx_debugfs.o
Rob Clark331dc0b2017-12-13 15:12:56 -0500[diff] [blame]217
Hai Li825637b2015-05-15 13:04:04 -0400[diff] [blame]218
Samantha Tran1eae18f2018-10-15 14:04:01 -0700[diff] [blame]219obj-$(CONFIG_DRM_MSM) += msm_drm.o