Gitiles
Code Review Sign In
gerrit-public.fairphone.software / kernel / msm-4.19 / 267db663458a8077a087674fb85ea95f540d8671 / drivers / gpu / drm / i915 / intel_dsi_pll.c
  1. a580516 drm/i915: s/dpio_lock/sb_lock/ by Ville Syrjälä · 10 years ago
  2. a856c5b drm/i915/dsi: add support for DSI PLL N1 divisor values by Jani Nikula · 10 years ago
  3. 7471bf4 drm/i915: clean up dsi pll calculation by Jani Nikula · 10 years ago
  4. 3c860ab drm/i915: Use DSI Pll1 for enabling MIPI DSI on Port C by Gaurav K Singh · 10 years ago
  5. 3770f0e drm/i915: cck reg used for checking DSI Pll locked by Gaurav K Singh · 10 years ago
  6. 58cf888 drm/i915: Enable DSI PLL for both DSI0 and DSI1 in case of dual link by Gaurav K Singh · 10 years ago
  7. 7f3de83 drm/i915: Align intel_dsi*.c files a bit by Daniel Vetter · 11 years ago
  8. 7f0c860 drm/i915: Add support for Video Burst Mode for MIPI DSI by Shobhit Kumar · 11 years ago
  9. f573de5 drm/i915: Add correct hw/sw config check for DSI encoder by Shobhit Kumar · 11 years ago
  10. 8e1eed5 drm/i915: Try harder to get best m, n, p values with minimal error by Shobhit Kumar · 11 years ago
  11. 44d4c6e drm/i915: Compute dsi_clk from pixel clock by Shobhit Kumar · 11 years ago
  12. a748214 drm/i915: Use adjusted_mode in DSI PLL calculations by Ville Syrjälä · 11 years ago
  13. be4fc04 drm/i915: add VLV DSI PLL Calculations by ymohanma · 11 years ago