tree b6c7eef5bc66988a4979edfd2a6440341747a4e5
parent 7f124aaf01439d2fa54283f3c375ce3b9fc776d4
author Nicolas Pitre <nicolas.pitre@linaro.org> 1334184948 -0400
committer Lorenzo Pieralisi <lorenzo.pieralisi@arm.com> 1353339874 +0000

ARM: gic: use a private mapping for CPU target interfaces

The GIC interface numbering does not necessarily follow the logical
CPU numbering, especially for complex topologies such as multi-cluster
systems.

Fortunately we can easily probe the GIC to create a mapping as the
Interrupt Processor Targets Registers for the first 32 interrupts are
read-only, and each field returns a value that always corresponds to
the processor reading the register.

Initially all mappings target all CPUs in case an IPI is required to
boot secondary CPUs.  It is refined as those CPUs discover what their
actual mapping is.

Signed-off-by: Nicolas Pitre <nico@linaro.org>
Acked-by: Will Deacon <will.deacon@arm.com>