| #ifndef COMMON_XML |
| #define COMMON_XML |
| |
| /* Autogenerated file, DO NOT EDIT manually! |
| |
| This file was generated by the rules-ng-ng headergen tool in this git repository: |
| http://0x04.net/cgit/index.cgi/rules-ng-ng |
| git clone git://0x04.net/rules-ng-ng |
| |
| The rules-ng-ng source files this header was generated from are: |
| - state_vg.xml ( 5973 bytes, from 2015-03-25 11:26:01) |
| - common.xml ( 18437 bytes, from 2015-03-25 11:27:41) |
| |
| Copyright (C) 2015 |
| */ |
| |
| |
| #define PIPE_ID_PIPE_3D 0x00000000 |
| #define PIPE_ID_PIPE_2D 0x00000001 |
| #define SYNC_RECIPIENT_FE 0x00000001 |
| #define SYNC_RECIPIENT_RA 0x00000005 |
| #define SYNC_RECIPIENT_PE 0x00000007 |
| #define SYNC_RECIPIENT_DE 0x0000000b |
| #define SYNC_RECIPIENT_VG 0x0000000f |
| #define SYNC_RECIPIENT_TESSELATOR 0x00000010 |
| #define SYNC_RECIPIENT_VG2 0x00000011 |
| #define SYNC_RECIPIENT_TESSELATOR2 0x00000012 |
| #define SYNC_RECIPIENT_VG3 0x00000013 |
| #define SYNC_RECIPIENT_TESSELATOR3 0x00000014 |
| #define ENDIAN_MODE_NO_SWAP 0x00000000 |
| #define ENDIAN_MODE_SWAP_16 0x00000001 |
| #define ENDIAN_MODE_SWAP_32 0x00000002 |
| #define chipModel_GC300 0x00000300 |
| #define chipModel_GC320 0x00000320 |
| #define chipModel_GC350 0x00000350 |
| #define chipModel_GC355 0x00000355 |
| #define chipModel_GC400 0x00000400 |
| #define chipModel_GC410 0x00000410 |
| #define chipModel_GC420 0x00000420 |
| #define chipModel_GC450 0x00000450 |
| #define chipModel_GC500 0x00000500 |
| #define chipModel_GC530 0x00000530 |
| #define chipModel_GC600 0x00000600 |
| #define chipModel_GC700 0x00000700 |
| #define chipModel_GC800 0x00000800 |
| #define chipModel_GC860 0x00000860 |
| #define chipModel_GC880 0x00000880 |
| #define chipModel_GC1000 0x00001000 |
| #define chipModel_GC2000 0x00002000 |
| #define chipModel_GC2100 0x00002100 |
| #define chipModel_GC4000 0x00004000 |
| #define RGBA_BITS_R 0x00000001 |
| #define RGBA_BITS_G 0x00000002 |
| #define RGBA_BITS_B 0x00000004 |
| #define RGBA_BITS_A 0x00000008 |
| #define chipFeatures_FAST_CLEAR 0x00000001 |
| #define chipFeatures_SPECIAL_ANTI_ALIASING 0x00000002 |
| #define chipFeatures_PIPE_3D 0x00000004 |
| #define chipFeatures_DXT_TEXTURE_COMPRESSION 0x00000008 |
| #define chipFeatures_DEBUG_MODE 0x00000010 |
| #define chipFeatures_Z_COMPRESSION 0x00000020 |
| #define chipFeatures_YUV420_SCALER 0x00000040 |
| #define chipFeatures_MSAA 0x00000080 |
| #define chipFeatures_DC 0x00000100 |
| #define chipFeatures_PIPE_2D 0x00000200 |
| #define chipFeatures_ETC1_TEXTURE_COMPRESSION 0x00000400 |
| #define chipFeatures_FAST_SCALER 0x00000800 |
| #define chipFeatures_HIGH_DYNAMIC_RANGE 0x00001000 |
| #define chipFeatures_YUV420_TILER 0x00002000 |
| #define chipFeatures_MODULE_CG 0x00004000 |
| #define chipFeatures_MIN_AREA 0x00008000 |
| #define chipFeatures_NO_EARLY_Z 0x00010000 |
| #define chipFeatures_NO_422_TEXTURE 0x00020000 |
| #define chipFeatures_BUFFER_INTERLEAVING 0x00040000 |
| #define chipFeatures_BYTE_WRITE_2D 0x00080000 |
| #define chipFeatures_NO_SCALER 0x00100000 |
| #define chipFeatures_YUY2_AVERAGING 0x00200000 |
| #define chipFeatures_HALF_PE_CACHE 0x00400000 |
| #define chipFeatures_HALF_TX_CACHE 0x00800000 |
| #define chipFeatures_YUY2_RENDER_TARGET 0x01000000 |
| #define chipFeatures_MEM32 0x02000000 |
| #define chipFeatures_PIPE_VG 0x04000000 |
| #define chipFeatures_VGTS 0x08000000 |
| #define chipFeatures_FE20 0x10000000 |
| #define chipFeatures_BYTE_WRITE_3D 0x20000000 |
| #define chipFeatures_RS_YUV_TARGET 0x40000000 |
| #define chipFeatures_32_BIT_INDICES 0x80000000 |
| #define chipMinorFeatures0_FLIP_Y 0x00000001 |
| #define chipMinorFeatures0_DUAL_RETURN_BUS 0x00000002 |
| #define chipMinorFeatures0_ENDIANNESS_CONFIG 0x00000004 |
| #define chipMinorFeatures0_TEXTURE_8K 0x00000008 |
| #define chipMinorFeatures0_CORRECT_TEXTURE_CONVERTER 0x00000010 |
| #define chipMinorFeatures0_SPECIAL_MSAA_LOD 0x00000020 |
| #define chipMinorFeatures0_FAST_CLEAR_FLUSH 0x00000040 |
| #define chipMinorFeatures0_2DPE20 0x00000080 |
| #define chipMinorFeatures0_CORRECT_AUTO_DISABLE 0x00000100 |
| #define chipMinorFeatures0_RENDERTARGET_8K 0x00000200 |
| #define chipMinorFeatures0_2BITPERTILE 0x00000400 |
| #define chipMinorFeatures0_SEPARATE_TILE_STATUS_WHEN_INTERLEAVED 0x00000800 |
| #define chipMinorFeatures0_SUPER_TILED 0x00001000 |
| #define chipMinorFeatures0_VG_20 0x00002000 |
| #define chipMinorFeatures0_TS_EXTENDED_COMMANDS 0x00004000 |
| #define chipMinorFeatures0_COMPRESSION_FIFO_FIXED 0x00008000 |
| #define chipMinorFeatures0_HAS_SIGN_FLOOR_CEIL 0x00010000 |
| #define chipMinorFeatures0_VG_FILTER 0x00020000 |
| #define chipMinorFeatures0_VG_21 0x00040000 |
| #define chipMinorFeatures0_SHADER_HAS_W 0x00080000 |
| #define chipMinorFeatures0_HAS_SQRT_TRIG 0x00100000 |
| #define chipMinorFeatures0_MORE_MINOR_FEATURES 0x00200000 |
| #define chipMinorFeatures0_MC20 0x00400000 |
| #define chipMinorFeatures0_MSAA_SIDEBAND 0x00800000 |
| #define chipMinorFeatures0_BUG_FIXES0 0x01000000 |
| #define chipMinorFeatures0_VAA 0x02000000 |
| #define chipMinorFeatures0_BYPASS_IN_MSAA 0x04000000 |
| #define chipMinorFeatures0_HZ 0x08000000 |
| #define chipMinorFeatures0_NEW_TEXTURE 0x10000000 |
| #define chipMinorFeatures0_2D_A8_TARGET 0x20000000 |
| #define chipMinorFeatures0_CORRECT_STENCIL 0x40000000 |
| #define chipMinorFeatures0_ENHANCE_VR 0x80000000 |
| #define chipMinorFeatures1_RSUV_SWIZZLE 0x00000001 |
| #define chipMinorFeatures1_V2_COMPRESSION 0x00000002 |
| #define chipMinorFeatures1_VG_DOUBLE_BUFFER 0x00000004 |
| #define chipMinorFeatures1_EXTRA_EVENT_STATES 0x00000008 |
| #define chipMinorFeatures1_NO_STRIPING_NEEDED 0x00000010 |
| #define chipMinorFeatures1_TEXTURE_STRIDE 0x00000020 |
| #define chipMinorFeatures1_BUG_FIXES3 0x00000040 |
| #define chipMinorFeatures1_AUTO_DISABLE 0x00000080 |
| #define chipMinorFeatures1_AUTO_RESTART_TS 0x00000100 |
| #define chipMinorFeatures1_DISABLE_PE_GATING 0x00000200 |
| #define chipMinorFeatures1_L2_WINDOWING 0x00000400 |
| #define chipMinorFeatures1_HALF_FLOAT 0x00000800 |
| #define chipMinorFeatures1_PIXEL_DITHER 0x00001000 |
| #define chipMinorFeatures1_TWO_STENCIL_REFERENCE 0x00002000 |
| #define chipMinorFeatures1_EXTENDED_PIXEL_FORMAT 0x00004000 |
| #define chipMinorFeatures1_CORRECT_MIN_MAX_DEPTH 0x00008000 |
| #define chipMinorFeatures1_2D_DITHER 0x00010000 |
| #define chipMinorFeatures1_BUG_FIXES5 0x00020000 |
| #define chipMinorFeatures1_NEW_2D 0x00040000 |
| #define chipMinorFeatures1_NEW_FP 0x00080000 |
| #define chipMinorFeatures1_TEXTURE_HALIGN 0x00100000 |
| #define chipMinorFeatures1_NON_POWER_OF_TWO 0x00200000 |
| #define chipMinorFeatures1_LINEAR_TEXTURE_SUPPORT 0x00400000 |
| #define chipMinorFeatures1_HALTI0 0x00800000 |
| #define chipMinorFeatures1_CORRECT_OVERFLOW_VG 0x01000000 |
| #define chipMinorFeatures1_NEGATIVE_LOG_FIX 0x02000000 |
| #define chipMinorFeatures1_RESOLVE_OFFSET 0x04000000 |
| #define chipMinorFeatures1_OK_TO_GATE_AXI_CLOCK 0x08000000 |
| #define chipMinorFeatures1_MMU_VERSION 0x10000000 |
| #define chipMinorFeatures1_WIDE_LINE 0x20000000 |
| #define chipMinorFeatures1_BUG_FIXES6 0x40000000 |
| #define chipMinorFeatures1_FC_FLUSH_STALL 0x80000000 |
| #define chipMinorFeatures2_LINE_LOOP 0x00000001 |
| #define chipMinorFeatures2_LOGIC_OP 0x00000002 |
| #define chipMinorFeatures2_UNK2 0x00000004 |
| #define chipMinorFeatures2_SUPERTILED_TEXTURE 0x00000008 |
| #define chipMinorFeatures2_UNK4 0x00000010 |
| #define chipMinorFeatures2_RECT_PRIMITIVE 0x00000020 |
| #define chipMinorFeatures2_COMPOSITION 0x00000040 |
| #define chipMinorFeatures2_CORRECT_AUTO_DISABLE_COUNT 0x00000080 |
| #define chipMinorFeatures2_UNK8 0x00000100 |
| #define chipMinorFeatures2_UNK9 0x00000200 |
| #define chipMinorFeatures2_UNK10 0x00000400 |
| #define chipMinorFeatures2_SAMPLERBASE_16 0x00000800 |
| #define chipMinorFeatures2_UNK12 0x00001000 |
| #define chipMinorFeatures2_UNK13 0x00002000 |
| #define chipMinorFeatures2_UNK14 0x00004000 |
| #define chipMinorFeatures2_EXTRA_TEXTURE_STATE 0x00008000 |
| #define chipMinorFeatures2_FULL_DIRECTFB 0x00010000 |
| #define chipMinorFeatures2_2D_TILING 0x00020000 |
| #define chipMinorFeatures2_THREAD_WALKER_IN_PS 0x00040000 |
| #define chipMinorFeatures2_TILE_FILLER 0x00080000 |
| #define chipMinorFeatures2_UNK20 0x00100000 |
| #define chipMinorFeatures2_2D_MULTI_SOURCE_BLIT 0x00200000 |
| #define chipMinorFeatures2_UNK22 0x00400000 |
| #define chipMinorFeatures2_UNK23 0x00800000 |
| #define chipMinorFeatures2_UNK24 0x01000000 |
| #define chipMinorFeatures2_MIXED_STREAMS 0x02000000 |
| #define chipMinorFeatures2_2D_420_L2CACHE 0x04000000 |
| #define chipMinorFeatures2_UNK27 0x08000000 |
| #define chipMinorFeatures2_2D_NO_INDEX8_BRUSH 0x10000000 |
| #define chipMinorFeatures2_TEXTURE_TILED_READ 0x20000000 |
| #define chipMinorFeatures2_UNK30 0x40000000 |
| #define chipMinorFeatures2_UNK31 0x80000000 |
| #define chipMinorFeatures3_ROTATION_STALL_FIX 0x00000001 |
| #define chipMinorFeatures3_UNK1 0x00000002 |
| #define chipMinorFeatures3_2D_MULTI_SOURCE_BLT_EX 0x00000004 |
| #define chipMinorFeatures3_UNK3 0x00000008 |
| #define chipMinorFeatures3_UNK4 0x00000010 |
| #define chipMinorFeatures3_UNK5 0x00000020 |
| #define chipMinorFeatures3_UNK6 0x00000040 |
| #define chipMinorFeatures3_UNK7 0x00000080 |
| #define chipMinorFeatures3_UNK8 0x00000100 |
| #define chipMinorFeatures3_UNK9 0x00000200 |
| #define chipMinorFeatures3_BUG_FIXES10 0x00000400 |
| #define chipMinorFeatures3_UNK11 0x00000800 |
| #define chipMinorFeatures3_BUG_FIXES11 0x00001000 |
| #define chipMinorFeatures3_UNK13 0x00002000 |
| #define chipMinorFeatures3_UNK14 0x00004000 |
| #define chipMinorFeatures3_UNK15 0x00008000 |
| #define chipMinorFeatures3_UNK16 0x00010000 |
| #define chipMinorFeatures3_UNK17 0x00020000 |
| #define chipMinorFeatures3_UNK18 0x00040000 |
| #define chipMinorFeatures3_UNK19 0x00080000 |
| #define chipMinorFeatures3_UNK20 0x00100000 |
| #define chipMinorFeatures3_UNK21 0x00200000 |
| #define chipMinorFeatures3_UNK22 0x00400000 |
| #define chipMinorFeatures3_UNK23 0x00800000 |
| #define chipMinorFeatures3_UNK24 0x01000000 |
| #define chipMinorFeatures3_UNK25 0x02000000 |
| #define chipMinorFeatures3_UNK26 0x04000000 |
| #define chipMinorFeatures3_UNK27 0x08000000 |
| #define chipMinorFeatures3_UNK28 0x10000000 |
| #define chipMinorFeatures3_UNK29 0x20000000 |
| #define chipMinorFeatures3_UNK30 0x40000000 |
| #define chipMinorFeatures3_UNK31 0x80000000 |
| #define chipMinorFeatures4_UNK0 0x00000001 |
| #define chipMinorFeatures4_UNK1 0x00000002 |
| #define chipMinorFeatures4_UNK2 0x00000004 |
| #define chipMinorFeatures4_UNK3 0x00000008 |
| #define chipMinorFeatures4_UNK4 0x00000010 |
| #define chipMinorFeatures4_UNK5 0x00000020 |
| #define chipMinorFeatures4_UNK6 0x00000040 |
| #define chipMinorFeatures4_UNK7 0x00000080 |
| #define chipMinorFeatures4_UNK8 0x00000100 |
| #define chipMinorFeatures4_UNK9 0x00000200 |
| #define chipMinorFeatures4_UNK10 0x00000400 |
| #define chipMinorFeatures4_UNK11 0x00000800 |
| #define chipMinorFeatures4_UNK12 0x00001000 |
| #define chipMinorFeatures4_UNK13 0x00002000 |
| #define chipMinorFeatures4_UNK14 0x00004000 |
| #define chipMinorFeatures4_UNK15 0x00008000 |
| #define chipMinorFeatures4_UNK16 0x00010000 |
| #define chipMinorFeatures4_UNK17 0x00020000 |
| #define chipMinorFeatures4_UNK18 0x00040000 |
| #define chipMinorFeatures4_UNK19 0x00080000 |
| #define chipMinorFeatures4_UNK20 0x00100000 |
| #define chipMinorFeatures4_UNK21 0x00200000 |
| #define chipMinorFeatures4_UNK22 0x00400000 |
| #define chipMinorFeatures4_UNK23 0x00800000 |
| #define chipMinorFeatures4_UNK24 0x01000000 |
| #define chipMinorFeatures4_UNK25 0x02000000 |
| #define chipMinorFeatures4_UNK26 0x04000000 |
| #define chipMinorFeatures4_UNK27 0x08000000 |
| #define chipMinorFeatures4_UNK28 0x10000000 |
| #define chipMinorFeatures4_UNK29 0x20000000 |
| #define chipMinorFeatures4_UNK30 0x40000000 |
| #define chipMinorFeatures4_UNK31 0x80000000 |
| |
| #endif /* COMMON_XML */ |