| commit | 7a66a39b8599e09c82e2e95fec55f414ad015282 | [log] [tgz] |
|---|---|---|
| author | Rajendra Nayak <rnayak@ti.com> | Mon Oct 05 13:31:44 2009 -0700 |
| committer | Tony Lindgren <tony@atomide.com> | Mon Oct 05 13:31:44 2009 -0700 |
| tree | c165a9f12cf643c568d314c2ffe261915e92047f | |
| parent | a9f82d10d1c20b433a12b08e6e78bced6f596c5f [diff] |
omap: Lock DPLL5 at boot Lock DPLL5 at 120MHz at boot. The USBHOST 120MHz f-clock and USBTLL f-clock are the only users of this DPLL, and 120MHz is is the only recommended rate for these clocks. With this patch, the 60 MHz ULPI clock is generated correctly. Tested on an OMAP3430 SDP. Signed-off-by: Rajendra Nayak <rnayak@ti.com> Signed-off-by: Anand Gadiyar <gadiyar@ti.com> Signed-off-by: Paul Walmsley <paul@pwsan.com> Signed-off-by: Tony Lindgren <tony@atomide.com>