tree 856be99eb74bfc5e6cf20369b633107d8d4170f6
parent 4bea8b20fded93871c872bb4a0d7c23345318184
author Michael Hennerich <michael.hennerich@analog.com> 1208993561 +0800
committer Bryan Wu <cooloney@kernel.org> 1208993561 +0800

[Blackfin] arch: Prevent potential Core Hang situation

If the new value written to the PLL_CTL or VR_CTL register is the
same as the previous value, the PLL wake-up will occur immediately
(PLL is already locked), but the core and system clock will be
bypassed for the PLL_LOCKCNT duration. For this interval, code will
execute at the CLKIN rate instead of at the expected CCLK rate.
Software should guard against this condition by comparing the
current value to the new value before writing the new value.

Signed-off-by: Michael Hennerich <michael.hennerich@analog.com>
Signed-off-by: Bryan Wu <cooloney@kernel.org>