Merge "clk: msm: mdss: change DP clock rate in order of KHz" into msm-4.8