| /* |
| * Copyright 2014 Chen-Yu Tsai |
| * |
| * Chen-Yu Tsai <wens@csie.org> |
| * |
| * This file is dual-licensed: you can use it either under the terms |
| * of the GPL or the X11 license, at your option. Note that this dual |
| * licensing only applies to this file, and not this project as a |
| * whole. |
| * |
| * a) This file is free software; you can redistribute it and/or |
| * modify it under the terms of the GNU General Public License as |
| * published by the Free Software Foundation; either version 2 of the |
| * License, or (at your option) any later version. |
| * |
| * This file is distributed in the hope that it will be useful, |
| * but WITHOUT ANY WARRANTY; without even the implied warranty of |
| * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the |
| * GNU General Public License for more details. |
| * |
| * Or, alternatively, |
| * |
| * b) Permission is hereby granted, free of charge, to any person |
| * obtaining a copy of this software and associated documentation |
| * files (the "Software"), to deal in the Software without |
| * restriction, including without limitation the rights to use, |
| * copy, modify, merge, publish, distribute, sublicense, and/or |
| * sell copies of the Software, and to permit persons to whom the |
| * Software is furnished to do so, subject to the following |
| * conditions: |
| * |
| * The above copyright notice and this permission notice shall be |
| * included in all copies or substantial portions of the Software. |
| * |
| * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, |
| * EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES |
| * OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND |
| * NONINFRINGEMENT. IN NO EVENT SHALL THE AUTHORS OR COPYRIGHT |
| * HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY, |
| * WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING |
| * FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR |
| * OTHER DEALINGS IN THE SOFTWARE. |
| */ |
| |
| #include "sun8i-a23-a33.dtsi" |
| |
| / { |
| cpus { |
| cpu@2 { |
| compatible = "arm,cortex-a7"; |
| device_type = "cpu"; |
| reg = <2>; |
| }; |
| |
| cpu@3 { |
| compatible = "arm,cortex-a7"; |
| device_type = "cpu"; |
| reg = <3>; |
| }; |
| }; |
| |
| de: display-engine { |
| compatible = "allwinner,sun8i-a33-display-engine"; |
| allwinner,pipelines = <&fe0>; |
| status = "disabled"; |
| }; |
| |
| memory { |
| reg = <0x40000000 0x80000000>; |
| }; |
| |
| soc@01c00000 { |
| tcon0: lcd-controller@01c0c000 { |
| compatible = "allwinner,sun8i-a33-tcon"; |
| reg = <0x01c0c000 0x1000>; |
| interrupts = <GIC_SPI 86 IRQ_TYPE_LEVEL_HIGH>; |
| clocks = <&ccu CLK_BUS_LCD>, |
| <&ccu CLK_LCD_CH0>; |
| clock-names = "ahb", |
| "tcon-ch0"; |
| clock-output-names = "tcon-pixel-clock"; |
| resets = <&ccu RST_BUS_LCD>; |
| reset-names = "lcd"; |
| status = "disabled"; |
| |
| ports { |
| #address-cells = <1>; |
| #size-cells = <0>; |
| |
| tcon0_in: port@0 { |
| #address-cells = <1>; |
| #size-cells = <0>; |
| reg = <0>; |
| |
| tcon0_in_drc0: endpoint@0 { |
| reg = <0>; |
| remote-endpoint = <&drc0_out_tcon0>; |
| }; |
| }; |
| |
| tcon0_out: port@1 { |
| #address-cells = <1>; |
| #size-cells = <0>; |
| reg = <1>; |
| }; |
| }; |
| }; |
| |
| crypto: crypto-engine@01c15000 { |
| compatible = "allwinner,sun4i-a10-crypto"; |
| reg = <0x01c15000 0x1000>; |
| interrupts = <GIC_SPI 80 IRQ_TYPE_LEVEL_HIGH>; |
| clocks = <&ccu CLK_BUS_SS>, <&ccu CLK_SS>; |
| clock-names = "ahb", "mod"; |
| resets = <&ccu RST_BUS_SS>; |
| reset-names = "ahb"; |
| }; |
| |
| usb_otg: usb@01c19000 { |
| compatible = "allwinner,sun8i-a33-musb"; |
| reg = <0x01c19000 0x0400>; |
| clocks = <&ccu CLK_BUS_OTG>; |
| resets = <&ccu RST_BUS_OTG>; |
| interrupts = <GIC_SPI 71 IRQ_TYPE_LEVEL_HIGH>; |
| interrupt-names = "mc"; |
| phys = <&usbphy 0>; |
| phy-names = "usb"; |
| extcon = <&usbphy 0>; |
| status = "disabled"; |
| }; |
| |
| usbphy: phy@01c19400 { |
| compatible = "allwinner,sun8i-a33-usb-phy"; |
| reg = <0x01c19400 0x14>, |
| <0x01c1a800 0x4>; |
| reg-names = "phy_ctrl", |
| "pmu1"; |
| clocks = <&ccu CLK_USB_PHY0>, |
| <&ccu CLK_USB_PHY1>; |
| clock-names = "usb0_phy", |
| "usb1_phy"; |
| resets = <&ccu RST_USB_PHY0>, |
| <&ccu RST_USB_PHY1>; |
| reset-names = "usb0_reset", |
| "usb1_reset"; |
| status = "disabled"; |
| #phy-cells = <1>; |
| }; |
| |
| fe0: display-frontend@01e00000 { |
| compatible = "allwinner,sun8i-a33-display-frontend"; |
| reg = <0x01e00000 0x20000>; |
| interrupts = <GIC_SPI 93 IRQ_TYPE_LEVEL_HIGH>; |
| clocks = <&ccu CLK_BUS_DE_FE>, <&ccu CLK_DE_FE>, |
| <&ccu CLK_DRAM_DE_FE>; |
| clock-names = "ahb", "mod", |
| "ram"; |
| resets = <&ccu RST_BUS_DE_FE>; |
| status = "disabled"; |
| |
| ports { |
| #address-cells = <1>; |
| #size-cells = <0>; |
| |
| fe0_out: port@1 { |
| #address-cells = <1>; |
| #size-cells = <0>; |
| reg = <1>; |
| |
| fe0_out_be0: endpoint@0 { |
| reg = <0>; |
| remote-endpoint = <&be0_in_fe0>; |
| }; |
| }; |
| }; |
| }; |
| |
| be0: display-backend@01e60000 { |
| compatible = "allwinner,sun8i-a33-display-backend"; |
| reg = <0x01e60000 0x10000>, <0x01e80000 0x1000>; |
| reg-names = "be", "sat"; |
| interrupts = <GIC_SPI 95 IRQ_TYPE_LEVEL_HIGH>; |
| clocks = <&ccu CLK_BUS_DE_BE>, <&ccu CLK_DE_BE>, |
| <&ccu CLK_DRAM_DE_BE>, <&ccu CLK_BUS_SAT>; |
| clock-names = "ahb", "mod", |
| "ram", "sat"; |
| resets = <&ccu RST_BUS_DE_BE>, <&ccu RST_BUS_SAT>; |
| reset-names = "be", "sat"; |
| assigned-clocks = <&ccu CLK_DE_BE>; |
| assigned-clock-rates = <300000000>; |
| |
| ports { |
| #address-cells = <1>; |
| #size-cells = <0>; |
| |
| be0_in: port@0 { |
| #address-cells = <1>; |
| #size-cells = <0>; |
| reg = <0>; |
| |
| be0_in_fe0: endpoint@0 { |
| reg = <0>; |
| remote-endpoint = <&fe0_out_be0>; |
| }; |
| }; |
| |
| be0_out: port@1 { |
| #address-cells = <1>; |
| #size-cells = <0>; |
| reg = <1>; |
| |
| be0_out_drc0: endpoint@0 { |
| reg = <0>; |
| remote-endpoint = <&drc0_in_be0>; |
| }; |
| }; |
| }; |
| }; |
| |
| drc0: drc@01e70000 { |
| compatible = "allwinner,sun8i-a33-drc"; |
| reg = <0x01e70000 0x10000>; |
| interrupts = <GIC_SPI 91 IRQ_TYPE_LEVEL_HIGH>; |
| clocks = <&ccu CLK_BUS_DRC>, <&ccu CLK_DRC>, |
| <&ccu CLK_DRAM_DRC>; |
| clock-names = "ahb", "mod", "ram"; |
| resets = <&ccu RST_BUS_DRC>; |
| |
| assigned-clocks = <&ccu CLK_DRC>; |
| assigned-clock-rates = <300000000>; |
| |
| ports { |
| #address-cells = <1>; |
| #size-cells = <0>; |
| |
| drc0_in: port@0 { |
| #address-cells = <1>; |
| #size-cells = <0>; |
| reg = <0>; |
| |
| drc0_in_be0: endpoint@0 { |
| reg = <0>; |
| remote-endpoint = <&be0_out_drc0>; |
| }; |
| }; |
| |
| drc0_out: port@1 { |
| #address-cells = <1>; |
| #size-cells = <0>; |
| reg = <1>; |
| |
| drc0_out_tcon0: endpoint@0 { |
| reg = <0>; |
| remote-endpoint = <&tcon0_in_drc0>; |
| }; |
| }; |
| }; |
| }; |
| }; |
| }; |
| |
| &ccu { |
| compatible = "allwinner,sun8i-a33-ccu"; |
| }; |
| |
| &pio { |
| compatible = "allwinner,sun8i-a33-pinctrl"; |
| interrupts = <GIC_SPI 15 IRQ_TYPE_LEVEL_HIGH>, |
| <GIC_SPI 17 IRQ_TYPE_LEVEL_HIGH>; |
| |
| uart0_pins_b: uart0@1 { |
| allwinner,pins = "PB0", "PB1"; |
| allwinner,function = "uart0"; |
| allwinner,drive = <SUN4I_PINCTRL_10_MA>; |
| allwinner,pull = <SUN4I_PINCTRL_NO_PULL>; |
| }; |
| |
| }; |