| commit | b2faf1a1aff945ec2abf2efdd9002c96b25378e8 | [log] [tgz] |
|---|---|---|
| author | Philipp Zabel <p.zabel@pengutronix.de> | Fri Nov 28 16:23:46 2014 +0100 |
| committer | Shawn Guo <shawn.guo@linaro.org> | Mon Dec 29 19:22:25 2014 +0800 |
| tree | cba5f78824ba3045dc2da557a9c312cdb70c0a67 | |
| parent | 4fe6be0fe0c8bec2fdeafe11e7202679cd68e0b2 [diff] |
ARM: dts: imx6qdl: Fix CODA960 interrupt order
Commit a04a0b6fed4f ("ARM: dts: imx6qdl: Enable CODA960 VPU") lost the
fix for the CODA960 interrupt order during a rebase before being applied.
This patch adds the missing bit and brings the interrupts and
interrupt-names properties back in sync.
Signed-off-by: Philipp Zabel <p.zabel@pengutronix.de>
Reviewed-by: Fabio Estevam <fabio.estevam@freescale.com>
Signed-off-by: Shawn Guo <shawn.guo@linaro.org>