blob: 57b5c3c82e86a8e2e7b875e49dc1641ca20fb7aa [file] [log] [blame]
Arnd Bergmann5c01b462009-05-13 22:56:36 +00001#ifndef __ASM_CACHEFLUSH_H
2#define __ASM_CACHEFLUSH_H
3
4/* Keep includes the same across arches. */
5#include <linux/mm.h>
6
7/*
8 * The cache doesn't need to be flushed when TLB entries change when
9 * the cache is mapped to physical memory, not virtual memory
10 */
11#define flush_cache_all() do { } while (0)
12#define flush_cache_mm(mm) do { } while (0)
13#define flush_cache_dup_mm(mm) do { } while (0)
14#define flush_cache_range(vma, start, end) do { } while (0)
15#define flush_cache_page(vma, vmaddr, pfn) do { } while (0)
Ilya Loginov2d4dc892009-11-26 09:16:19 +010016#define ARCH_IMPLEMENTS_FLUSH_DCACHE_PAGE 0
Arnd Bergmann5c01b462009-05-13 22:56:36 +000017#define flush_dcache_page(page) do { } while (0)
18#define flush_dcache_mmap_lock(mapping) do { } while (0)
19#define flush_dcache_mmap_unlock(mapping) do { } while (0)
20#define flush_icache_range(start, end) do { } while (0)
21#define flush_icache_page(vma,pg) do { } while (0)
22#define flush_icache_user_range(vma,pg,adr,len) do { } while (0)
23#define flush_cache_vmap(start, end) do { } while (0)
24#define flush_cache_vunmap(start, end) do { } while (0)
25
26#define copy_to_user_page(vma, page, vaddr, dst, src, len) \
27 memcpy(dst, src, len)
28#define copy_from_user_page(vma, page, vaddr, dst, src, len) \
29 memcpy(dst, src, len)
30
31#endif /* __ASM_CACHEFLUSH_H */