blob: 8df7306d572992c80d2776f2d78dfeb7fd999fa0 [file] [log] [blame]
Ben Skeggsaae95ca2013-03-04 15:01:37 +10001#ifndef __NVKM_FBRAM_SEQ_H__
2#define __NVKM_FBRAM_SEQ_H__
Ben Skeggsaae95ca2013-03-04 15:01:37 +10003#include <subdev/bus/hwsq.h>
4
5#define ram_init(s,p) hwsq_init(&(s)->base, (p))
6#define ram_exec(s,e) hwsq_exec(&(s)->base, (e))
7#define ram_have(s,r) ((s)->r_##r.addr != 0x000000)
8#define ram_rd32(s,r) hwsq_rd32(&(s)->base, &(s)->r_##r)
9#define ram_wr32(s,r,d) hwsq_wr32(&(s)->base, &(s)->r_##r, (d))
10#define ram_nuke(s,r) hwsq_nuke(&(s)->base, &(s)->r_##r)
11#define ram_mask(s,r,m,d) hwsq_mask(&(s)->base, &(s)->r_##r, (m), (d))
12#define ram_setf(s,f,d) hwsq_setf(&(s)->base, (f), (d))
13#define ram_wait(s,f,d) hwsq_wait(&(s)->base, (f), (d))
Roy Spliet271c2762015-09-30 00:23:51 +010014#define ram_wait_vblank(s) hwsq_wait_vblank(&(s)->base)
Ben Skeggsaae95ca2013-03-04 15:01:37 +100015#define ram_nsec(s,n) hwsq_nsec(&(s)->base, (n))
Ben Skeggsaae95ca2013-03-04 15:01:37 +100016#endif