blob: 66c4d8f4223377d6bb54849d7794fc8172b1e0a2 [file] [log] [blame]
Linus Torvalds1da177e2005-04-16 15:20:36 -07001/*
2 * drivers/pci/setup-res.c
3 *
4 * Extruded from code written by
5 * Dave Rusling (david.rusling@reo.mts.dec.com)
6 * David Mosberger (davidm@cs.arizona.edu)
7 * David Miller (davem@redhat.com)
8 *
9 * Support routines for initializing a PCI subsystem.
10 */
11
12/* fixed for multiple pci buses, 1999 Andrea Arcangeli <andrea@suse.de> */
13
14/*
15 * Nov 2000, Ivan Kokshaysky <ink@jurassic.park.msu.ru>
16 * Resource sorting
17 */
18
Linus Torvalds1da177e2005-04-16 15:20:36 -070019#include <linux/kernel.h>
Paul Gortmaker363c75d2011-05-27 09:37:25 -040020#include <linux/export.h>
Linus Torvalds1da177e2005-04-16 15:20:36 -070021#include <linux/pci.h>
22#include <linux/errno.h>
23#include <linux/ioport.h>
24#include <linux/cache.h>
25#include <linux/slab.h>
26#include "pci.h"
27
28
Yu Zhao14add802008-11-22 02:38:52 +080029void pci_update_resource(struct pci_dev *dev, int resno)
Linus Torvalds1da177e2005-04-16 15:20:36 -070030{
31 struct pci_bus_region region;
Bjorn Helgaas9aac5372012-07-09 19:49:37 -060032 bool disable;
33 u16 cmd;
Linus Torvalds1da177e2005-04-16 15:20:36 -070034 u32 new, check, mask;
35 int reg;
Yu Zhao613e7ed2008-11-22 02:41:27 +080036 enum pci_bar_type type;
Yu Zhao14add802008-11-22 02:38:52 +080037 struct resource *res = dev->resource + resno;
Linus Torvalds1da177e2005-04-16 15:20:36 -070038
Wei Yang70675e02015-07-29 16:52:58 +080039 if (dev->is_virtfn) {
40 dev_warn(&dev->dev, "can't update VF BAR%d\n", resno);
41 return;
42 }
43
Ralf Baechlefb0f2b42006-12-19 13:12:08 -080044 /*
45 * Ignore resources for unimplemented BARs and unused resource slots
46 * for 64 bit BARs.
47 */
Ivan Kokshayskycf7bee52005-08-07 13:49:59 +040048 if (!res->flags)
49 return;
50
Bjorn Helgaascd8a4d32014-02-26 11:25:59 -070051 if (res->flags & IORESOURCE_UNSET)
52 return;
53
Ralf Baechlefb0f2b42006-12-19 13:12:08 -080054 /*
55 * Ignore non-moveable resources. This might be legacy resources for
56 * which no functional BAR register exists or another important
Bjorn Helgaas80ccba12008-06-13 10:52:11 -060057 * system resource we shouldn't move around.
Ralf Baechlefb0f2b42006-12-19 13:12:08 -080058 */
59 if (res->flags & IORESOURCE_PCI_FIXED)
60 return;
61
Yinghai Lufc279852013-12-09 22:54:40 -080062 pcibios_resource_to_bus(dev->bus, &region, res);
Linus Torvalds1da177e2005-04-16 15:20:36 -070063
Linus Torvalds1da177e2005-04-16 15:20:36 -070064 new = region.start | (res->flags & PCI_REGION_FLAG_MASK);
65 if (res->flags & IORESOURCE_IO)
66 mask = (u32)PCI_BASE_ADDRESS_IO_MASK;
67 else
68 mask = (u32)PCI_BASE_ADDRESS_MEM_MASK;
69
Yu Zhao613e7ed2008-11-22 02:41:27 +080070 reg = pci_resource_bar(dev, resno, &type);
71 if (!reg)
72 return;
73 if (type != pci_bar_unknown) {
Linus Torvalds755528c2005-08-26 10:49:22 -070074 if (!(res->flags & IORESOURCE_ROM_ENABLE))
75 return;
76 new |= PCI_ROM_ADDRESS_ENABLE;
Linus Torvalds1da177e2005-04-16 15:20:36 -070077 }
78
Bjorn Helgaas9aac5372012-07-09 19:49:37 -060079 /*
80 * We can't update a 64-bit BAR atomically, so when possible,
81 * disable decoding so that a half-updated BAR won't conflict
82 * with another device.
83 */
84 disable = (res->flags & IORESOURCE_MEM_64) && !dev->mmio_always_on;
85 if (disable) {
86 pci_read_config_word(dev, PCI_COMMAND, &cmd);
87 pci_write_config_word(dev, PCI_COMMAND,
88 cmd & ~PCI_COMMAND_MEMORY);
89 }
90
Linus Torvalds1da177e2005-04-16 15:20:36 -070091 pci_write_config_dword(dev, reg, new);
92 pci_read_config_dword(dev, reg, &check);
93
94 if ((new ^ check) & mask) {
Bjorn Helgaas80ccba12008-06-13 10:52:11 -060095 dev_err(&dev->dev, "BAR %d: error updating (%#08x != %#08x)\n",
96 resno, new, check);
Linus Torvalds1da177e2005-04-16 15:20:36 -070097 }
98
Bjorn Helgaas28c68212011-06-14 13:04:35 -060099 if (res->flags & IORESOURCE_MEM_64) {
Ivan Kokshayskycf7bee52005-08-07 13:49:59 +0400100 new = region.start >> 16 >> 16;
Linus Torvalds1da177e2005-04-16 15:20:36 -0700101 pci_write_config_dword(dev, reg + 4, new);
102 pci_read_config_dword(dev, reg + 4, &check);
103 if (check != new) {
Ryan Desfosses227f0642014-04-18 20:13:50 -0400104 dev_err(&dev->dev, "BAR %d: error updating (high %#08x != %#08x)\n",
105 resno, new, check);
Linus Torvalds1da177e2005-04-16 15:20:36 -0700106 }
107 }
Bjorn Helgaas9aac5372012-07-09 19:49:37 -0600108
109 if (disable)
110 pci_write_config_word(dev, PCI_COMMAND, cmd);
Linus Torvalds1da177e2005-04-16 15:20:36 -0700111}
112
Sam Ravnborg96bde062007-03-26 21:53:30 -0800113int pci_claim_resource(struct pci_dev *dev, int resource)
Linus Torvalds1da177e2005-04-16 15:20:36 -0700114{
115 struct resource *res = &dev->resource[resource];
Bjorn Helgaas966f3a72010-03-11 17:01:19 -0700116 struct resource *root, *conflict;
Linus Torvalds1da177e2005-04-16 15:20:36 -0700117
Bjorn Helgaas29003be2014-02-26 11:25:59 -0700118 if (res->flags & IORESOURCE_UNSET) {
119 dev_info(&dev->dev, "can't claim BAR %d %pR: no address assigned\n",
120 resource, res);
121 return -EINVAL;
122 }
123
Matthew Wilcoxcebd78a2009-06-17 16:33:33 -0400124 root = pci_find_parent_resource(dev, res);
Bjorn Helgaas865df572009-11-04 10:32:57 -0700125 if (!root) {
Bjorn Helgaas29003be2014-02-26 11:25:59 -0700126 dev_info(&dev->dev, "can't claim BAR %d %pR: no compatible bridge window\n",
127 resource, res);
Bjorn Helgaasc770cb42015-03-12 12:30:06 -0500128 res->flags |= IORESOURCE_UNSET;
Bjorn Helgaas865df572009-11-04 10:32:57 -0700129 return -EINVAL;
Linus Torvalds1da177e2005-04-16 15:20:36 -0700130 }
131
Bjorn Helgaas966f3a72010-03-11 17:01:19 -0700132 conflict = request_resource_conflict(root, res);
133 if (conflict) {
Bjorn Helgaas29003be2014-02-26 11:25:59 -0700134 dev_info(&dev->dev, "can't claim BAR %d %pR: address conflict with %s %pR\n",
135 resource, res, conflict->name, conflict);
Bjorn Helgaasc770cb42015-03-12 12:30:06 -0500136 res->flags |= IORESOURCE_UNSET;
Bjorn Helgaas966f3a72010-03-11 17:01:19 -0700137 return -EBUSY;
138 }
Bjorn Helgaas865df572009-11-04 10:32:57 -0700139
Bjorn Helgaas966f3a72010-03-11 17:01:19 -0700140 return 0;
Linus Torvalds1da177e2005-04-16 15:20:36 -0700141}
Jesse Barneseaa959d2009-06-30 21:45:44 -0700142EXPORT_SYMBOL(pci_claim_resource);
Linus Torvalds1da177e2005-04-16 15:20:36 -0700143
Yuji Shimada32a9a6822009-03-16 17:13:39 +0900144void pci_disable_bridge_window(struct pci_dev *dev)
145{
Bjorn Helgaas865df572009-11-04 10:32:57 -0700146 dev_info(&dev->dev, "disabling bridge mem windows\n");
Yuji Shimada32a9a6822009-03-16 17:13:39 +0900147
148 /* MMIO Base/Limit */
149 pci_write_config_dword(dev, PCI_MEMORY_BASE, 0x0000fff0);
150
151 /* Prefetchable MMIO Base/Limit */
152 pci_write_config_dword(dev, PCI_PREF_LIMIT_UPPER32, 0);
153 pci_write_config_dword(dev, PCI_PREF_MEMORY_BASE, 0x0000fff0);
154 pci_write_config_dword(dev, PCI_PREF_BASE_UPPER32, 0xffffffff);
155}
Ram Pai2bbc6942011-07-25 13:08:39 -0700156
Myron Stowe6535943f2011-11-21 11:54:19 -0700157/*
158 * Generic function that returns a value indicating that the device's
159 * original BIOS BAR address was not saved and so is not available for
160 * reinstatement.
161 *
162 * Can be over-ridden by architecture specific code that implements
163 * reinstatement functionality rather than leaving it disabled when
164 * normal allocation attempts fail.
165 */
166resource_size_t __weak pcibios_retrieve_fw_addr(struct pci_dev *dev, int idx)
167{
168 return 0;
169}
170
Bjorn Helgaasf7625982013-11-14 11:28:18 -0700171static int pci_revert_fw_address(struct resource *res, struct pci_dev *dev,
Ram Pai2bbc6942011-07-25 13:08:39 -0700172 int resno, resource_size_t size)
173{
174 struct resource *root, *conflict;
Myron Stowe6535943f2011-11-21 11:54:19 -0700175 resource_size_t fw_addr, start, end;
Ram Pai2bbc6942011-07-25 13:08:39 -0700176
Myron Stowe6535943f2011-11-21 11:54:19 -0700177 fw_addr = pcibios_retrieve_fw_addr(dev, resno);
178 if (!fw_addr)
Bjorn Helgaas94778832014-07-08 16:00:42 -0600179 return -ENOMEM;
Myron Stowe6535943f2011-11-21 11:54:19 -0700180
Ram Pai2bbc6942011-07-25 13:08:39 -0700181 start = res->start;
182 end = res->end;
Myron Stowe6535943f2011-11-21 11:54:19 -0700183 res->start = fw_addr;
Ram Pai2bbc6942011-07-25 13:08:39 -0700184 res->end = res->start + size - 1;
Bjorn Helgaas0b26cd62015-09-21 18:26:45 -0500185 res->flags &= ~IORESOURCE_UNSET;
Myron Stowe351fc6d2011-11-21 11:54:07 -0700186
187 root = pci_find_parent_resource(dev, res);
188 if (!root) {
189 if (res->flags & IORESOURCE_IO)
190 root = &ioport_resource;
191 else
192 root = &iomem_resource;
193 }
194
Ram Pai2bbc6942011-07-25 13:08:39 -0700195 dev_info(&dev->dev, "BAR %d: trying firmware assignment %pR\n",
196 resno, res);
197 conflict = request_resource_conflict(root, res);
198 if (conflict) {
Bjorn Helgaas94778832014-07-08 16:00:42 -0600199 dev_info(&dev->dev, "BAR %d: %pR conflicts with %s %pR\n",
200 resno, res, conflict->name, conflict);
Ram Pai2bbc6942011-07-25 13:08:39 -0700201 res->start = start;
202 res->end = end;
Bjorn Helgaas0b26cd62015-09-21 18:26:45 -0500203 res->flags |= IORESOURCE_UNSET;
Bjorn Helgaas94778832014-07-08 16:00:42 -0600204 return -EBUSY;
Ram Pai2bbc6942011-07-25 13:08:39 -0700205 }
Bjorn Helgaas94778832014-07-08 16:00:42 -0600206 return 0;
Ram Pai2bbc6942011-07-25 13:08:39 -0700207}
208
Bjorn Helgaasfe6dacd2012-07-11 17:05:43 -0600209static int __pci_assign_resource(struct pci_bus *bus, struct pci_dev *dev,
210 int resno, resource_size_t size, resource_size_t align)
211{
212 struct resource *res = dev->resource + resno;
213 resource_size_t min;
214 int ret;
215
216 min = (res->flags & IORESOURCE_IO) ? PCIBIOS_MIN_IO : PCIBIOS_MIN_MEM;
217
Bjorn Helgaas67d29b52014-05-19 18:32:18 -0600218 /*
219 * First, try exact prefetching match. Even if a 64-bit
220 * prefetchable bridge window is below 4GB, we can't put a 32-bit
221 * prefetchable resource in it because pbus_size_mem() assumes a
222 * 64-bit window will contain no 32-bit resources. If we assign
223 * things differently than they were sized, not everything will fit.
224 */
Bjorn Helgaasfe6dacd2012-07-11 17:05:43 -0600225 ret = pci_bus_alloc_resource(bus, res, size, align, min,
Yinghai Lu5b285412014-05-19 17:01:55 -0600226 IORESOURCE_PREFETCH | IORESOURCE_MEM_64,
Bjorn Helgaasfe6dacd2012-07-11 17:05:43 -0600227 pcibios_align_resource, dev);
Bjorn Helgaasd3689df2014-05-19 18:39:07 -0600228 if (ret == 0)
229 return 0;
Bjorn Helgaasfe6dacd2012-07-11 17:05:43 -0600230
Bjorn Helgaas67d29b52014-05-19 18:32:18 -0600231 /*
232 * If the prefetchable window is only 32 bits wide, we can put
233 * 64-bit prefetchable resources in it.
234 */
Bjorn Helgaasd3689df2014-05-19 18:39:07 -0600235 if ((res->flags & (IORESOURCE_PREFETCH | IORESOURCE_MEM_64)) ==
Yinghai Lu5b285412014-05-19 17:01:55 -0600236 (IORESOURCE_PREFETCH | IORESOURCE_MEM_64)) {
Yinghai Lu5b285412014-05-19 17:01:55 -0600237 ret = pci_bus_alloc_resource(bus, res, size, align, min,
238 IORESOURCE_PREFETCH,
239 pcibios_align_resource, dev);
Bjorn Helgaasd3689df2014-05-19 18:39:07 -0600240 if (ret == 0)
241 return 0;
Yinghai Lu5b285412014-05-19 17:01:55 -0600242 }
243
Bjorn Helgaas67d29b52014-05-19 18:32:18 -0600244 /*
245 * If we didn't find a better match, we can put any memory resource
246 * in a non-prefetchable window. If this resource is 32 bits and
247 * non-prefetchable, the first call already tried the only possibility
248 * so we don't need to try again.
249 */
250 if (res->flags & (IORESOURCE_PREFETCH | IORESOURCE_MEM_64))
Bjorn Helgaasfe6dacd2012-07-11 17:05:43 -0600251 ret = pci_bus_alloc_resource(bus, res, size, align, min, 0,
252 pcibios_align_resource, dev);
Bjorn Helgaas67d29b52014-05-19 18:32:18 -0600253
Bjorn Helgaasfe6dacd2012-07-11 17:05:43 -0600254 return ret;
255}
256
Nikhil P Raod6776e62012-06-20 12:56:00 -0700257static int _pci_assign_resource(struct pci_dev *dev, int resno,
258 resource_size_t size, resource_size_t min_align)
Yinghai Lud09ee962009-04-23 20:49:25 -0700259{
Yinghai Lud09ee962009-04-23 20:49:25 -0700260 struct pci_bus *bus;
261 int ret;
262
Yinghai Lud09ee962009-04-23 20:49:25 -0700263 bus = dev->bus;
Ram Pai2bbc6942011-07-25 13:08:39 -0700264 while ((ret = __pci_assign_resource(bus, dev, resno, size, min_align))) {
265 if (!bus->parent || !bus->self->transparent)
266 break;
267 bus = bus->parent;
Yinghai Lud09ee962009-04-23 20:49:25 -0700268 }
269
Yinghai Lud09ee962009-04-23 20:49:25 -0700270 return ret;
271}
272
Ram Pai2bbc6942011-07-25 13:08:39 -0700273int pci_assign_resource(struct pci_dev *dev, int resno)
274{
275 struct resource *res = dev->resource + resno;
276 resource_size_t align, size;
Ram Pai2bbc6942011-07-25 13:08:39 -0700277 int ret;
278
Bjorn Helgaas2ea4adf2016-03-01 10:58:04 -0600279 if (res->flags & IORESOURCE_PCI_FIXED)
280 return 0;
281
Bjorn Helgaasbd064f02014-02-26 11:25:58 -0700282 res->flags |= IORESOURCE_UNSET;
Ram Pai2bbc6942011-07-25 13:08:39 -0700283 align = pci_resource_alignment(dev, res);
284 if (!align) {
Ryan Desfosses227f0642014-04-18 20:13:50 -0400285 dev_info(&dev->dev, "BAR %d: can't assign %pR (bogus alignment)\n",
286 resno, res);
Ram Pai2bbc6942011-07-25 13:08:39 -0700287 return -EINVAL;
288 }
289
Ram Pai2bbc6942011-07-25 13:08:39 -0700290 size = resource_size(res);
291 ret = _pci_assign_resource(dev, resno, size, align);
292
293 /*
294 * If we failed to assign anything, let's try the address
295 * where firmware left it. That at least has a chance of
296 * working, which is better than just leaving it disabled.
297 */
Bjorn Helgaas64da4652014-07-08 16:04:22 -0600298 if (ret < 0) {
299 dev_info(&dev->dev, "BAR %d: no space for %pR\n", resno, res);
Ram Pai2bbc6942011-07-25 13:08:39 -0700300 ret = pci_revert_fw_address(res, dev, resno, size);
Bjorn Helgaas64da4652014-07-08 16:04:22 -0600301 }
Ram Pai2bbc6942011-07-25 13:08:39 -0700302
Bjorn Helgaas64da4652014-07-08 16:04:22 -0600303 if (ret < 0) {
304 dev_info(&dev->dev, "BAR %d: failed to assign %pR\n", resno,
305 res);
Bjorn Helgaas28f6dbe2014-07-04 15:58:15 -0600306 return ret;
Bjorn Helgaas64da4652014-07-08 16:04:22 -0600307 }
Bjorn Helgaas28f6dbe2014-07-04 15:58:15 -0600308
309 res->flags &= ~IORESOURCE_UNSET;
310 res->flags &= ~IORESOURCE_STARTALIGN;
311 dev_info(&dev->dev, "BAR %d: assigned %pR\n", resno, res);
312 if (resno < PCI_BRIDGE_RESOURCES)
313 pci_update_resource(dev, resno);
314
315 return 0;
Ram Pai2bbc6942011-07-25 13:08:39 -0700316}
Ryan Desfossesb7fe9432014-04-25 14:32:25 -0600317EXPORT_SYMBOL(pci_assign_resource);
Ram Pai2bbc6942011-07-25 13:08:39 -0700318
Bjorn Helgaasfe6dacd2012-07-11 17:05:43 -0600319int pci_reassign_resource(struct pci_dev *dev, int resno, resource_size_t addsize,
320 resource_size_t min_align)
321{
322 struct resource *res = dev->resource + resno;
Guo Chaoc3337702014-07-03 18:30:29 -0600323 unsigned long flags;
Bjorn Helgaasfe6dacd2012-07-11 17:05:43 -0600324 resource_size_t new_size;
325 int ret;
326
Bjorn Helgaas2ea4adf2016-03-01 10:58:04 -0600327 if (res->flags & IORESOURCE_PCI_FIXED)
328 return 0;
329
Guo Chaoc3337702014-07-03 18:30:29 -0600330 flags = res->flags;
Bjorn Helgaasbd064f02014-02-26 11:25:58 -0700331 res->flags |= IORESOURCE_UNSET;
Bjorn Helgaasfe6dacd2012-07-11 17:05:43 -0600332 if (!res->parent) {
Ryan Desfosses227f0642014-04-18 20:13:50 -0400333 dev_info(&dev->dev, "BAR %d: can't reassign an unassigned resource %pR\n",
334 resno, res);
Bjorn Helgaasfe6dacd2012-07-11 17:05:43 -0600335 return -EINVAL;
336 }
337
338 /* already aligned with min_align */
339 new_size = resource_size(res) + addsize;
340 ret = _pci_assign_resource(dev, resno, new_size, min_align);
Bjorn Helgaas28f6dbe2014-07-04 15:58:15 -0600341 if (ret) {
Guo Chaoc3337702014-07-03 18:30:29 -0600342 res->flags = flags;
343 dev_info(&dev->dev, "BAR %d: %pR (failed to expand by %#llx)\n",
344 resno, res, (unsigned long long) addsize);
Bjorn Helgaas28f6dbe2014-07-04 15:58:15 -0600345 return ret;
Bjorn Helgaasfe6dacd2012-07-11 17:05:43 -0600346 }
Guo Chaoc3337702014-07-03 18:30:29 -0600347
Bjorn Helgaas28f6dbe2014-07-04 15:58:15 -0600348 res->flags &= ~IORESOURCE_UNSET;
349 res->flags &= ~IORESOURCE_STARTALIGN;
Bjorn Helgaas64da4652014-07-08 16:04:22 -0600350 dev_info(&dev->dev, "BAR %d: reassigned %pR (expanded by %#llx)\n",
351 resno, res, (unsigned long long) addsize);
Bjorn Helgaas28f6dbe2014-07-04 15:58:15 -0600352 if (resno < PCI_BRIDGE_RESOURCES)
353 pci_update_resource(dev, resno);
354
355 return 0;
Bjorn Helgaasfe6dacd2012-07-11 17:05:43 -0600356}
357
Bjorn Helgaas842de402008-03-04 11:56:47 -0700358int pci_enable_resources(struct pci_dev *dev, int mask)
359{
360 u16 cmd, old_cmd;
361 int i;
362 struct resource *r;
363
364 pci_read_config_word(dev, PCI_COMMAND, &cmd);
365 old_cmd = cmd;
366
367 for (i = 0; i < PCI_NUM_RESOURCES; i++) {
368 if (!(mask & (1 << i)))
369 continue;
370
371 r = &dev->resource[i];
372
373 if (!(r->flags & (IORESOURCE_IO | IORESOURCE_MEM)))
374 continue;
375 if ((i == PCI_ROM_RESOURCE) &&
376 (!(r->flags & IORESOURCE_ROM_ENABLE)))
377 continue;
378
Bjorn Helgaas3cedcc32014-02-26 11:26:00 -0700379 if (r->flags & IORESOURCE_UNSET) {
380 dev_err(&dev->dev, "can't enable device: BAR %d %pR not assigned\n",
381 i, r);
382 return -EINVAL;
383 }
384
Bjorn Helgaas842de402008-03-04 11:56:47 -0700385 if (!r->parent) {
Bjorn Helgaas3cedcc32014-02-26 11:26:00 -0700386 dev_err(&dev->dev, "can't enable device: BAR %d %pR not claimed\n",
387 i, r);
Bjorn Helgaas842de402008-03-04 11:56:47 -0700388 return -EINVAL;
389 }
390
391 if (r->flags & IORESOURCE_IO)
392 cmd |= PCI_COMMAND_IO;
393 if (r->flags & IORESOURCE_MEM)
394 cmd |= PCI_COMMAND_MEMORY;
395 }
396
397 if (cmd != old_cmd) {
398 dev_info(&dev->dev, "enabling device (%04x -> %04x)\n",
399 old_cmd, cmd);
400 pci_write_config_word(dev, PCI_COMMAND, cmd);
401 }
402 return 0;
403}