blob: 73a40166285362f49326f3c2069721e2d061e3aa [file] [log] [blame]
Ohad Ben-Cohenbd9a4c72011-02-17 09:52:03 -08001#
2# Generic HWSPINLOCK framework
3#
4
Ohad Ben-Cohen315d8f52011-09-04 23:19:51 +03005# HWSPINLOCK always gets selected by whoever wants it.
Ohad Ben-Cohenbd9a4c72011-02-17 09:52:03 -08006config HWSPINLOCK
Ohad Ben-Cohen315d8f52011-09-04 23:19:51 +03007 tristate
Ohad Ben-Cohenbd9a4c72011-02-17 09:52:03 -08008
Ohad Ben-Cohen315d8f52011-09-04 23:19:51 +03009menu "Hardware Spinlock drivers"
Simon Que70ba4cc2011-02-17 09:52:03 -080010
11config HWSPINLOCK_OMAP
12 tristate "OMAP Hardware Spinlock device"
Suman Annaceca89e82014-07-02 18:01:00 -050013 depends on ARCH_OMAP4 || SOC_OMAP5 || SOC_DRA7XX || SOC_AM33XX || SOC_AM43XX
Ohad Ben-Cohen315d8f52011-09-04 23:19:51 +030014 select HWSPINLOCK
Simon Que70ba4cc2011-02-17 09:52:03 -080015 help
16 Say y here to support the OMAP Hardware Spinlock device (firstly
17 introduced in OMAP4).
18
19 If unsure, say N.
Ohad Ben-Cohen315d8f52011-09-04 23:19:51 +030020
Bjorn Andersson19a0f612015-03-24 10:11:05 -070021config HWSPINLOCK_QCOM
22 tristate "Qualcomm Hardware Spinlock device"
23 depends on ARCH_QCOM
24 select HWSPINLOCK
25 select MFD_SYSCON
26 help
27 Say y here to support the Qualcomm Hardware Mutex functionality, which
28 provides a synchronisation mechanism for the various processors on
29 the SoC.
30
31 If unsure, say N.
32
Wei Chencc16d662015-05-26 08:28:29 +000033config HWSPINLOCK_SIRF
34 tristate "SIRF Hardware Spinlock device"
35 depends on ARCH_SIRF
36 select HWSPINLOCK
37 help
38 Say y here to support the SIRF Hardware Spinlock device, which
39 provides a synchronisation mechanism for the various processors
40 on the SoC.
41
42 It's safe to say n here if you're not interested in SIRF hardware
43 spinlock or just want a bare minimum kernel.
44
Mathieu J. Poirierf84a8ec2011-09-08 22:47:40 +030045config HSEM_U8500
46 tristate "STE Hardware Semaphore functionality"
47 depends on ARCH_U8500
48 select HWSPINLOCK
49 help
50 Say y here to support the STE Hardware Semaphore functionality, which
51 provides a synchronisation mechanism for the various processor on the
52 SoC.
53
54 If unsure, say N.
55
Ohad Ben-Cohen315d8f52011-09-04 23:19:51 +030056endmenu