blob: 6238dbf7a2361ce0a628ee3a2e16b8c4093f2fbb [file] [log] [blame]
Linus Torvalds1da177e2005-04-16 15:20:36 -07001/*
2 * linux/include/asm-arm/arch-pxa/irqs.h
3 *
4 * Author: Nicolas Pitre
5 * Created: Jun 15, 2001
6 * Copyright: MontaVista Software Inc.
7 *
8 * This program is free software; you can redistribute it and/or modify
9 * it under the terms of the GNU General Public License version 2 as
10 * published by the Free Software Foundation.
11 */
12
Linus Torvalds1da177e2005-04-16 15:20:36 -070013
Eric Miao486c9552007-06-06 06:22:20 +010014#define PXA_IRQ(x) (x)
15
Linus Torvalds1da177e2005-04-16 15:20:36 -070016#ifdef CONFIG_PXA27x
Linus Torvalds1da177e2005-04-16 15:20:36 -070017#define IRQ_SSP3 PXA_IRQ(0) /* SSP3 service request */
18#define IRQ_MSL PXA_IRQ(1) /* MSL Interface interrupt */
19#define IRQ_USBH2 PXA_IRQ(2) /* USB Host interrupt 1 (OHCI) */
20#define IRQ_USBH1 PXA_IRQ(3) /* USB Host interrupt 2 (non-OHCI) */
21#define IRQ_KEYPAD PXA_IRQ(4) /* Key pad controller */
22#define IRQ_MEMSTK PXA_IRQ(5) /* Memory Stick interrupt */
23#define IRQ_PWRI2C PXA_IRQ(6) /* Power I2C interrupt */
Eric Miao486c9552007-06-06 06:22:20 +010024#endif
25
Linus Torvalds1da177e2005-04-16 15:20:36 -070026#define IRQ_HWUART PXA_IRQ(7) /* HWUART Transmit/Receive/Error (PXA26x) */
27#define IRQ_OST_4_11 PXA_IRQ(7) /* OS timer 4-11 matches (PXA27x) */
28#define IRQ_GPIO0 PXA_IRQ(8) /* GPIO0 Edge Detect */
29#define IRQ_GPIO1 PXA_IRQ(9) /* GPIO1 Edge Detect */
30#define IRQ_GPIO_2_x PXA_IRQ(10) /* GPIO[2-x] Edge Detect */
31#define IRQ_USB PXA_IRQ(11) /* USB Service */
32#define IRQ_PMU PXA_IRQ(12) /* Performance Monitoring Unit */
33#define IRQ_I2S PXA_IRQ(13) /* I2S Interrupt */
34#define IRQ_AC97 PXA_IRQ(14) /* AC97 Interrupt */
35#define IRQ_ASSP PXA_IRQ(15) /* Audio SSP Service Request (PXA25x) */
36#define IRQ_USIM PXA_IRQ(15) /* Smart Card interface interrupt (PXA27x) */
37#define IRQ_NSSP PXA_IRQ(16) /* Network SSP Service Request (PXA25x) */
38#define IRQ_SSP2 PXA_IRQ(16) /* SSP2 interrupt (PXA27x) */
39#define IRQ_LCD PXA_IRQ(17) /* LCD Controller Service Request */
40#define IRQ_I2C PXA_IRQ(18) /* I2C Service Request */
41#define IRQ_ICP PXA_IRQ(19) /* ICP Transmit/Receive/Error */
42#define IRQ_STUART PXA_IRQ(20) /* STUART Transmit/Receive/Error */
43#define IRQ_BTUART PXA_IRQ(21) /* BTUART Transmit/Receive/Error */
44#define IRQ_FFUART PXA_IRQ(22) /* FFUART Transmit/Receive/Error*/
45#define IRQ_MMC PXA_IRQ(23) /* MMC Status/Error Detection */
46#define IRQ_SSP PXA_IRQ(24) /* SSP Service Request */
47#define IRQ_DMA PXA_IRQ(25) /* DMA Channel Service Request */
48#define IRQ_OST0 PXA_IRQ(26) /* OS Timer match 0 */
49#define IRQ_OST1 PXA_IRQ(27) /* OS Timer match 1 */
50#define IRQ_OST2 PXA_IRQ(28) /* OS Timer match 2 */
51#define IRQ_OST3 PXA_IRQ(29) /* OS Timer match 3 */
52#define IRQ_RTC1Hz PXA_IRQ(30) /* RTC HZ Clock Tick */
53#define IRQ_RTCAlrm PXA_IRQ(31) /* RTC Alarm */
54
55#ifdef CONFIG_PXA27x
56#define IRQ_TPM PXA_IRQ(32) /* TPM interrupt */
57#define IRQ_CAMERA PXA_IRQ(33) /* Camera Interface */
Linus Torvalds1da177e2005-04-16 15:20:36 -070058#endif
59
Eric Miaoc08b7b32007-06-06 06:32:38 +010060#define PXA_GPIO_IRQ_BASE (64)
61#define PXA_GPIO_IRQ_NUM (128)
62
63#define GPIO_2_x_TO_IRQ(x) (PXA_GPIO_IRQ_BASE + (x))
Linus Torvalds1da177e2005-04-16 15:20:36 -070064#define IRQ_GPIO(x) (((x) < 2) ? (IRQ_GPIO0 + (x)) : GPIO_2_x_TO_IRQ(x))
65
Eric Miaoc08b7b32007-06-06 06:32:38 +010066#define IRQ_TO_GPIO_2_x(i) ((i) - PXA_GPIO_IRQ_BASE)
Linus Torvalds1da177e2005-04-16 15:20:36 -070067#define IRQ_TO_GPIO(i) (((i) < IRQ_GPIO(2)) ? ((i) - IRQ_GPIO0) : IRQ_TO_GPIO_2_x(i))
68
Linus Torvalds1da177e2005-04-16 15:20:36 -070069/*
70 * The next 16 interrupts are for board specific purposes. Since
71 * the kernel can only run on one machine at a time, we can re-use
72 * these. If you need more, increase IRQ_BOARD_END, but keep it
73 * within sensible limits.
74 */
Eric Miaoc08b7b32007-06-06 06:32:38 +010075#define IRQ_BOARD_START (PXA_GPIO_IRQ_BASE + PXA_GPIO_IRQ_NUM)
Linus Torvalds1da177e2005-04-16 15:20:36 -070076#define IRQ_BOARD_END (IRQ_BOARD_START + 16)
77
78#define IRQ_SA1111_START (IRQ_BOARD_END)
79#define IRQ_GPAIN0 (IRQ_BOARD_END + 0)
80#define IRQ_GPAIN1 (IRQ_BOARD_END + 1)
81#define IRQ_GPAIN2 (IRQ_BOARD_END + 2)
82#define IRQ_GPAIN3 (IRQ_BOARD_END + 3)
83#define IRQ_GPBIN0 (IRQ_BOARD_END + 4)
84#define IRQ_GPBIN1 (IRQ_BOARD_END + 5)
85#define IRQ_GPBIN2 (IRQ_BOARD_END + 6)
86#define IRQ_GPBIN3 (IRQ_BOARD_END + 7)
87#define IRQ_GPBIN4 (IRQ_BOARD_END + 8)
88#define IRQ_GPBIN5 (IRQ_BOARD_END + 9)
89#define IRQ_GPCIN0 (IRQ_BOARD_END + 10)
90#define IRQ_GPCIN1 (IRQ_BOARD_END + 11)
91#define IRQ_GPCIN2 (IRQ_BOARD_END + 12)
92#define IRQ_GPCIN3 (IRQ_BOARD_END + 13)
93#define IRQ_GPCIN4 (IRQ_BOARD_END + 14)
94#define IRQ_GPCIN5 (IRQ_BOARD_END + 15)
95#define IRQ_GPCIN6 (IRQ_BOARD_END + 16)
96#define IRQ_GPCIN7 (IRQ_BOARD_END + 17)
97#define IRQ_MSTXINT (IRQ_BOARD_END + 18)
98#define IRQ_MSRXINT (IRQ_BOARD_END + 19)
99#define IRQ_MSSTOPERRINT (IRQ_BOARD_END + 20)
100#define IRQ_TPTXINT (IRQ_BOARD_END + 21)
101#define IRQ_TPRXINT (IRQ_BOARD_END + 22)
102#define IRQ_TPSTOPERRINT (IRQ_BOARD_END + 23)
103#define SSPXMTINT (IRQ_BOARD_END + 24)
104#define SSPRCVINT (IRQ_BOARD_END + 25)
105#define SSPROR (IRQ_BOARD_END + 26)
106#define AUDXMTDMADONEA (IRQ_BOARD_END + 32)
107#define AUDRCVDMADONEA (IRQ_BOARD_END + 33)
108#define AUDXMTDMADONEB (IRQ_BOARD_END + 34)
109#define AUDRCVDMADONEB (IRQ_BOARD_END + 35)
110#define AUDTFSR (IRQ_BOARD_END + 36)
111#define AUDRFSR (IRQ_BOARD_END + 37)
112#define AUDTUR (IRQ_BOARD_END + 38)
113#define AUDROR (IRQ_BOARD_END + 39)
114#define AUDDTS (IRQ_BOARD_END + 40)
115#define AUDRDD (IRQ_BOARD_END + 41)
116#define AUDSTO (IRQ_BOARD_END + 42)
117#define IRQ_USBPWR (IRQ_BOARD_END + 43)
118#define IRQ_HCIM (IRQ_BOARD_END + 44)
119#define IRQ_HCIBUFFACC (IRQ_BOARD_END + 45)
120#define IRQ_HCIRMTWKP (IRQ_BOARD_END + 46)
121#define IRQ_NHCIMFCIR (IRQ_BOARD_END + 47)
122#define IRQ_USB_PORT_RESUME (IRQ_BOARD_END + 48)
123#define IRQ_S0_READY_NINT (IRQ_BOARD_END + 49)
124#define IRQ_S1_READY_NINT (IRQ_BOARD_END + 50)
125#define IRQ_S0_CD_VALID (IRQ_BOARD_END + 51)
126#define IRQ_S1_CD_VALID (IRQ_BOARD_END + 52)
127#define IRQ_S0_BVD1_STSCHG (IRQ_BOARD_END + 53)
128#define IRQ_S1_BVD1_STSCHG (IRQ_BOARD_END + 54)
129
130#define IRQ_LOCOMO_START (IRQ_BOARD_END)
131#define IRQ_LOCOMO_KEY (IRQ_BOARD_END + 0)
132#define IRQ_LOCOMO_GPIO0 (IRQ_BOARD_END + 1)
133#define IRQ_LOCOMO_GPIO1 (IRQ_BOARD_END + 2)
134#define IRQ_LOCOMO_GPIO2 (IRQ_BOARD_END + 3)
135#define IRQ_LOCOMO_GPIO3 (IRQ_BOARD_END + 4)
136#define IRQ_LOCOMO_GPIO4 (IRQ_BOARD_END + 5)
137#define IRQ_LOCOMO_GPIO5 (IRQ_BOARD_END + 6)
138#define IRQ_LOCOMO_GPIO6 (IRQ_BOARD_END + 7)
139#define IRQ_LOCOMO_GPIO7 (IRQ_BOARD_END + 8)
140#define IRQ_LOCOMO_GPIO8 (IRQ_BOARD_END + 9)
141#define IRQ_LOCOMO_GPIO9 (IRQ_BOARD_END + 10)
142#define IRQ_LOCOMO_GPIO10 (IRQ_BOARD_END + 11)
143#define IRQ_LOCOMO_GPIO11 (IRQ_BOARD_END + 12)
144#define IRQ_LOCOMO_GPIO12 (IRQ_BOARD_END + 13)
145#define IRQ_LOCOMO_GPIO13 (IRQ_BOARD_END + 14)
146#define IRQ_LOCOMO_GPIO14 (IRQ_BOARD_END + 15)
147#define IRQ_LOCOMO_GPIO15 (IRQ_BOARD_END + 16)
148#define IRQ_LOCOMO_LT (IRQ_BOARD_END + 17)
149#define IRQ_LOCOMO_SPI_RFR (IRQ_BOARD_END + 18)
150#define IRQ_LOCOMO_SPI_RFW (IRQ_BOARD_END + 19)
151#define IRQ_LOCOMO_SPI_OVRN (IRQ_BOARD_END + 20)
152#define IRQ_LOCOMO_SPI_TEND (IRQ_BOARD_END + 21)
153
154/*
155 * Figure out the MAX IRQ number.
156 *
157 * If we have an SA1111, the max IRQ is S1_BVD1_STSCHG+1.
158 * If we have an LoCoMo, the max IRQ is IRQ_LOCOMO_SPI_TEND+1
159 * Otherwise, we have the standard IRQs only.
160 */
161#ifdef CONFIG_SA1111
162#define NR_IRQS (IRQ_S1_BVD1_STSCHG + 1)
163#elif defined(CONFIG_SHARP_LOCOMO)
164#define NR_IRQS (IRQ_LOCOMO_SPI_TEND + 1)
165#elif defined(CONFIG_ARCH_LUBBOCK) || \
Lennert Buytenheke9937d42006-03-28 21:08:13 +0100166 defined(CONFIG_MACH_LOGICPD_PXA270) || \
Linus Torvalds1da177e2005-04-16 15:20:36 -0700167 defined(CONFIG_MACH_MAINSTONE)
168#define NR_IRQS (IRQ_BOARD_END)
169#else
170#define NR_IRQS (IRQ_BOARD_START)
171#endif
172
173/*
174 * Board specific IRQs. Define them here.
175 * Do not surround them with ifdefs.
176 */
177#define LUBBOCK_IRQ(x) (IRQ_BOARD_START + (x))
178#define LUBBOCK_SD_IRQ LUBBOCK_IRQ(0)
179#define LUBBOCK_SA1111_IRQ LUBBOCK_IRQ(1)
180#define LUBBOCK_USB_IRQ LUBBOCK_IRQ(2) /* usb connect */
181#define LUBBOCK_ETH_IRQ LUBBOCK_IRQ(3)
182#define LUBBOCK_UCB1400_IRQ LUBBOCK_IRQ(4)
183#define LUBBOCK_BB_IRQ LUBBOCK_IRQ(5)
184#define LUBBOCK_USB_DISC_IRQ LUBBOCK_IRQ(6) /* usb disconnect */
185#define LUBBOCK_LAST_IRQ LUBBOCK_IRQ(6)
186
Lennert Buytenheke9937d42006-03-28 21:08:13 +0100187#define LPD270_IRQ(x) (IRQ_BOARD_START + (x))
188#define LPD270_USBC_IRQ LPD270_IRQ(2)
189#define LPD270_ETHERNET_IRQ LPD270_IRQ(3)
190#define LPD270_AC97_IRQ LPD270_IRQ(4)
191
Linus Torvalds1da177e2005-04-16 15:20:36 -0700192#define MAINSTONE_IRQ(x) (IRQ_BOARD_START + (x))
193#define MAINSTONE_MMC_IRQ MAINSTONE_IRQ(0)
194#define MAINSTONE_USIM_IRQ MAINSTONE_IRQ(1)
195#define MAINSTONE_USBC_IRQ MAINSTONE_IRQ(2)
196#define MAINSTONE_ETHERNET_IRQ MAINSTONE_IRQ(3)
197#define MAINSTONE_AC97_IRQ MAINSTONE_IRQ(4)
198#define MAINSTONE_PEN_IRQ MAINSTONE_IRQ(5)
199#define MAINSTONE_MSINS_IRQ MAINSTONE_IRQ(6)
200#define MAINSTONE_EXBRD_IRQ MAINSTONE_IRQ(7)
201#define MAINSTONE_S0_CD_IRQ MAINSTONE_IRQ(9)
202#define MAINSTONE_S0_STSCHG_IRQ MAINSTONE_IRQ(10)
203#define MAINSTONE_S0_IRQ MAINSTONE_IRQ(11)
204#define MAINSTONE_S1_CD_IRQ MAINSTONE_IRQ(13)
205#define MAINSTONE_S1_STSCHG_IRQ MAINSTONE_IRQ(14)
206#define MAINSTONE_S1_IRQ MAINSTONE_IRQ(15)
207
208/* LoCoMo Interrupts (CONFIG_SHARP_LOCOMO) */
209#define IRQ_LOCOMO_KEY_BASE (IRQ_BOARD_START + 0)
210#define IRQ_LOCOMO_GPIO_BASE (IRQ_BOARD_START + 1)
211#define IRQ_LOCOMO_LT_BASE (IRQ_BOARD_START + 2)
212#define IRQ_LOCOMO_SPI_BASE (IRQ_BOARD_START + 3)
Mike Rapoport3696a8a2007-09-23 15:59:26 +0100213
214/* ITE8152 irqs */
215/* add IT8152 IRQs beyond BOARD_END */
216#ifdef CONFIG_PCI_HOST_ITE8152
217#define IT8152_IRQ(x) (IRQ_GPIO(IRQ_BOARD_END) + 1 + (x))
218
219/* IRQ-sources in 3 groups - local devices, LPC (serial), and external PCI */
220#define IT8152_LD_IRQ_COUNT 9
221#define IT8152_LP_IRQ_COUNT 16
222#define IT8152_PD_IRQ_COUNT 15
223
224/* Priorities: */
225#define IT8152_PD_IRQ(i) IT8152_IRQ(i)
226#define IT8152_LP_IRQ(i) (IT8152_IRQ(i) + IT8152_PD_IRQ_COUNT)
227#define IT8152_LD_IRQ(i) (IT8152_IRQ(i) + IT8152_PD_IRQ_COUNT + IT8152_LP_IRQ_COUNT)
228
229#define IT8152_LAST_IRQ IT8152_LD_IRQ(IT8152_LD_IRQ_COUNT - 1)
230
231#undef NR_IRQS
232#define NR_IRQS (IT8152_LAST_IRQ+1)
233#endif