blob: e2cffe01b8072263330b28164130cf2fd23953b5 [file] [log] [blame]
Graeme Gregory518fb722011-05-02 16:20:08 -05001/*
2 * tps65910.c -- TI tps65910
3 *
4 * Copyright 2010 Texas Instruments Inc.
5 *
6 * Author: Graeme Gregory <gg@slimlogic.co.uk>
7 * Author: Jorge Eduardo Candelaria <jedu@slimlogic.co.uk>
8 *
9 * This program is free software; you can redistribute it and/or modify it
10 * under the terms of the GNU General Public License as published by the
11 * Free Software Foundation; either version 2 of the License, or (at your
12 * option) any later version.
13 *
14 */
15
16#include <linux/kernel.h>
17#include <linux/module.h>
18#include <linux/init.h>
19#include <linux/err.h>
20#include <linux/platform_device.h>
21#include <linux/regulator/driver.h>
22#include <linux/regulator/machine.h>
Graeme Gregory518fb722011-05-02 16:20:08 -050023#include <linux/slab.h>
24#include <linux/gpio.h>
25#include <linux/mfd/tps65910.h>
Rhyland Klein67901782012-05-08 11:42:41 -070026#include <linux/regulator/of_regulator.h>
Graeme Gregory518fb722011-05-02 16:20:08 -050027
Graeme Gregory518fb722011-05-02 16:20:08 -050028#define TPS65910_SUPPLY_STATE_ENABLED 0x1
Laxman Dewangan1e0c66f2012-01-28 15:07:57 +053029#define EXT_SLEEP_CONTROL (TPS65910_SLEEP_CONTROL_EXT_INPUT_EN1 | \
30 TPS65910_SLEEP_CONTROL_EXT_INPUT_EN2 | \
Laxman Dewanganf30b0712012-03-07 18:21:49 +053031 TPS65910_SLEEP_CONTROL_EXT_INPUT_EN3 | \
32 TPS65911_SLEEP_CONTROL_EXT_INPUT_SLEEP)
Graeme Gregory518fb722011-05-02 16:20:08 -050033
Axel Lind9fe28f2012-06-21 18:48:00 +080034/* supported VIO voltages in microvolts */
35static const unsigned int VIO_VSEL_table[] = {
36 1500000, 1800000, 2500000, 3300000,
Graeme Gregory518fb722011-05-02 16:20:08 -050037};
38
Jorge Eduardo Candelariaa320e3c2011-05-16 18:35:03 -050039/* VSEL tables for TPS65910 specific LDOs and dcdc's */
40
AnilKumar Cha9a56592012-10-15 17:45:58 +053041/* supported VRTC voltages in microvolts */
42static const unsigned int VRTC_VSEL_table[] = {
43 1800000,
44};
45
Axel Lind9fe28f2012-06-21 18:48:00 +080046/* supported VDD3 voltages in microvolts */
47static const unsigned int VDD3_VSEL_table[] = {
48 5000000,
Graeme Gregory518fb722011-05-02 16:20:08 -050049};
50
Axel Lind9fe28f2012-06-21 18:48:00 +080051/* supported VDIG1 voltages in microvolts */
52static const unsigned int VDIG1_VSEL_table[] = {
53 1200000, 1500000, 1800000, 2700000,
Graeme Gregory518fb722011-05-02 16:20:08 -050054};
55
Axel Lind9fe28f2012-06-21 18:48:00 +080056/* supported VDIG2 voltages in microvolts */
57static const unsigned int VDIG2_VSEL_table[] = {
58 1000000, 1100000, 1200000, 1800000,
Graeme Gregory518fb722011-05-02 16:20:08 -050059};
60
Axel Lind9fe28f2012-06-21 18:48:00 +080061/* supported VPLL voltages in microvolts */
62static const unsigned int VPLL_VSEL_table[] = {
63 1000000, 1100000, 1800000, 2500000,
Graeme Gregory518fb722011-05-02 16:20:08 -050064};
65
Axel Lind9fe28f2012-06-21 18:48:00 +080066/* supported VDAC voltages in microvolts */
67static const unsigned int VDAC_VSEL_table[] = {
68 1800000, 2600000, 2800000, 2850000,
Graeme Gregory518fb722011-05-02 16:20:08 -050069};
70
Axel Lind9fe28f2012-06-21 18:48:00 +080071/* supported VAUX1 voltages in microvolts */
72static const unsigned int VAUX1_VSEL_table[] = {
73 1800000, 2500000, 2800000, 2850000,
Graeme Gregory518fb722011-05-02 16:20:08 -050074};
75
Axel Lind9fe28f2012-06-21 18:48:00 +080076/* supported VAUX2 voltages in microvolts */
77static const unsigned int VAUX2_VSEL_table[] = {
78 1800000, 2800000, 2900000, 3300000,
Graeme Gregory518fb722011-05-02 16:20:08 -050079};
80
Axel Lind9fe28f2012-06-21 18:48:00 +080081/* supported VAUX33 voltages in microvolts */
82static const unsigned int VAUX33_VSEL_table[] = {
83 1800000, 2000000, 2800000, 3300000,
Graeme Gregory518fb722011-05-02 16:20:08 -050084};
85
Axel Lind9fe28f2012-06-21 18:48:00 +080086/* supported VMMC voltages in microvolts */
87static const unsigned int VMMC_VSEL_table[] = {
88 1800000, 2800000, 3000000, 3300000,
Graeme Gregory518fb722011-05-02 16:20:08 -050089};
90
Markus Pargmann03746dc2013-12-20 12:43:27 +010091/* supported BBCH voltages in microvolts */
92static const unsigned int VBB_VSEL_table[] = {
93 3000000, 2520000, 3150000, 5000000,
94};
95
Graeme Gregory518fb722011-05-02 16:20:08 -050096struct tps_info {
97 const char *name;
Laxman Dewangan19228a62012-07-06 14:13:12 +053098 const char *vin_name;
Laxman Dewangan7d38a3c2012-01-20 16:36:22 +053099 u8 n_voltages;
Axel Lind9fe28f2012-06-21 18:48:00 +0800100 const unsigned int *voltage_table;
Laxman Dewangan0651eed2012-03-13 11:35:20 +0530101 int enable_time_us;
Graeme Gregory518fb722011-05-02 16:20:08 -0500102};
103
104static struct tps_info tps65910_regs[] = {
105 {
Laxman Dewangan33a69432012-05-19 20:04:06 +0530106 .name = "vrtc",
Laxman Dewangan19228a62012-07-06 14:13:12 +0530107 .vin_name = "vcc7",
AnilKumar Cha9a56592012-10-15 17:45:58 +0530108 .n_voltages = ARRAY_SIZE(VRTC_VSEL_table),
109 .voltage_table = VRTC_VSEL_table,
Laxman Dewangan0651eed2012-03-13 11:35:20 +0530110 .enable_time_us = 2200,
Graeme Gregory518fb722011-05-02 16:20:08 -0500111 },
112 {
Laxman Dewangan33a69432012-05-19 20:04:06 +0530113 .name = "vio",
Laxman Dewangan19228a62012-07-06 14:13:12 +0530114 .vin_name = "vccio",
Laxman Dewangan7d38a3c2012-01-20 16:36:22 +0530115 .n_voltages = ARRAY_SIZE(VIO_VSEL_table),
116 .voltage_table = VIO_VSEL_table,
Laxman Dewangan0651eed2012-03-13 11:35:20 +0530117 .enable_time_us = 350,
Graeme Gregory518fb722011-05-02 16:20:08 -0500118 },
119 {
Laxman Dewangan33a69432012-05-19 20:04:06 +0530120 .name = "vdd1",
Laxman Dewangan19228a62012-07-06 14:13:12 +0530121 .vin_name = "vcc1",
Laxman Dewangan0651eed2012-03-13 11:35:20 +0530122 .enable_time_us = 350,
Graeme Gregory518fb722011-05-02 16:20:08 -0500123 },
124 {
Laxman Dewangan33a69432012-05-19 20:04:06 +0530125 .name = "vdd2",
Laxman Dewangan19228a62012-07-06 14:13:12 +0530126 .vin_name = "vcc2",
Laxman Dewangan0651eed2012-03-13 11:35:20 +0530127 .enable_time_us = 350,
Graeme Gregory518fb722011-05-02 16:20:08 -0500128 },
129 {
Laxman Dewangan33a69432012-05-19 20:04:06 +0530130 .name = "vdd3",
Laxman Dewangan7d38a3c2012-01-20 16:36:22 +0530131 .n_voltages = ARRAY_SIZE(VDD3_VSEL_table),
132 .voltage_table = VDD3_VSEL_table,
Laxman Dewangan0651eed2012-03-13 11:35:20 +0530133 .enable_time_us = 200,
Graeme Gregory518fb722011-05-02 16:20:08 -0500134 },
135 {
Laxman Dewangan33a69432012-05-19 20:04:06 +0530136 .name = "vdig1",
Laxman Dewangan19228a62012-07-06 14:13:12 +0530137 .vin_name = "vcc6",
Laxman Dewangan7d38a3c2012-01-20 16:36:22 +0530138 .n_voltages = ARRAY_SIZE(VDIG1_VSEL_table),
139 .voltage_table = VDIG1_VSEL_table,
Laxman Dewangan0651eed2012-03-13 11:35:20 +0530140 .enable_time_us = 100,
Graeme Gregory518fb722011-05-02 16:20:08 -0500141 },
142 {
Laxman Dewangan33a69432012-05-19 20:04:06 +0530143 .name = "vdig2",
Laxman Dewangan19228a62012-07-06 14:13:12 +0530144 .vin_name = "vcc6",
Laxman Dewangan7d38a3c2012-01-20 16:36:22 +0530145 .n_voltages = ARRAY_SIZE(VDIG2_VSEL_table),
146 .voltage_table = VDIG2_VSEL_table,
Laxman Dewangan0651eed2012-03-13 11:35:20 +0530147 .enable_time_us = 100,
Graeme Gregory518fb722011-05-02 16:20:08 -0500148 },
149 {
Laxman Dewangan33a69432012-05-19 20:04:06 +0530150 .name = "vpll",
Laxman Dewangan19228a62012-07-06 14:13:12 +0530151 .vin_name = "vcc5",
Laxman Dewangan7d38a3c2012-01-20 16:36:22 +0530152 .n_voltages = ARRAY_SIZE(VPLL_VSEL_table),
153 .voltage_table = VPLL_VSEL_table,
Laxman Dewangan0651eed2012-03-13 11:35:20 +0530154 .enable_time_us = 100,
Graeme Gregory518fb722011-05-02 16:20:08 -0500155 },
156 {
Laxman Dewangan33a69432012-05-19 20:04:06 +0530157 .name = "vdac",
Laxman Dewangan19228a62012-07-06 14:13:12 +0530158 .vin_name = "vcc5",
Laxman Dewangan7d38a3c2012-01-20 16:36:22 +0530159 .n_voltages = ARRAY_SIZE(VDAC_VSEL_table),
160 .voltage_table = VDAC_VSEL_table,
Laxman Dewangan0651eed2012-03-13 11:35:20 +0530161 .enable_time_us = 100,
Graeme Gregory518fb722011-05-02 16:20:08 -0500162 },
163 {
Laxman Dewangan33a69432012-05-19 20:04:06 +0530164 .name = "vaux1",
Laxman Dewangan19228a62012-07-06 14:13:12 +0530165 .vin_name = "vcc4",
Laxman Dewangan7d38a3c2012-01-20 16:36:22 +0530166 .n_voltages = ARRAY_SIZE(VAUX1_VSEL_table),
167 .voltage_table = VAUX1_VSEL_table,
Laxman Dewangan0651eed2012-03-13 11:35:20 +0530168 .enable_time_us = 100,
Graeme Gregory518fb722011-05-02 16:20:08 -0500169 },
170 {
Laxman Dewangan33a69432012-05-19 20:04:06 +0530171 .name = "vaux2",
Laxman Dewangan19228a62012-07-06 14:13:12 +0530172 .vin_name = "vcc4",
Laxman Dewangan7d38a3c2012-01-20 16:36:22 +0530173 .n_voltages = ARRAY_SIZE(VAUX2_VSEL_table),
174 .voltage_table = VAUX2_VSEL_table,
Laxman Dewangan0651eed2012-03-13 11:35:20 +0530175 .enable_time_us = 100,
Graeme Gregory518fb722011-05-02 16:20:08 -0500176 },
177 {
Laxman Dewangan33a69432012-05-19 20:04:06 +0530178 .name = "vaux33",
Laxman Dewangan19228a62012-07-06 14:13:12 +0530179 .vin_name = "vcc3",
Laxman Dewangan7d38a3c2012-01-20 16:36:22 +0530180 .n_voltages = ARRAY_SIZE(VAUX33_VSEL_table),
181 .voltage_table = VAUX33_VSEL_table,
Laxman Dewangan0651eed2012-03-13 11:35:20 +0530182 .enable_time_us = 100,
Graeme Gregory518fb722011-05-02 16:20:08 -0500183 },
184 {
Laxman Dewangan33a69432012-05-19 20:04:06 +0530185 .name = "vmmc",
Laxman Dewangan19228a62012-07-06 14:13:12 +0530186 .vin_name = "vcc3",
Laxman Dewangan7d38a3c2012-01-20 16:36:22 +0530187 .n_voltages = ARRAY_SIZE(VMMC_VSEL_table),
188 .voltage_table = VMMC_VSEL_table,
Laxman Dewangan0651eed2012-03-13 11:35:20 +0530189 .enable_time_us = 100,
Graeme Gregory518fb722011-05-02 16:20:08 -0500190 },
Markus Pargmann03746dc2013-12-20 12:43:27 +0100191 {
192 .name = "vbb",
193 .vin_name = "vcc7",
194 .n_voltages = ARRAY_SIZE(VBB_VSEL_table),
195 .voltage_table = VBB_VSEL_table,
196 },
Graeme Gregory518fb722011-05-02 16:20:08 -0500197};
198
Jorge Eduardo Candelariaa320e3c2011-05-16 18:35:03 -0500199static struct tps_info tps65911_regs[] = {
200 {
Laxman Dewangan33a69432012-05-19 20:04:06 +0530201 .name = "vrtc",
Laxman Dewangan19228a62012-07-06 14:13:12 +0530202 .vin_name = "vcc7",
Laxman Dewangan0651eed2012-03-13 11:35:20 +0530203 .enable_time_us = 2200,
Laxman Dewanganc2f8efd2012-01-18 20:46:56 +0530204 },
205 {
Laxman Dewangan33a69432012-05-19 20:04:06 +0530206 .name = "vio",
Laxman Dewangan19228a62012-07-06 14:13:12 +0530207 .vin_name = "vccio",
Laxman Dewangan7d38a3c2012-01-20 16:36:22 +0530208 .n_voltages = ARRAY_SIZE(VIO_VSEL_table),
209 .voltage_table = VIO_VSEL_table,
Laxman Dewangan0651eed2012-03-13 11:35:20 +0530210 .enable_time_us = 350,
Jorge Eduardo Candelariaa320e3c2011-05-16 18:35:03 -0500211 },
212 {
Laxman Dewangan33a69432012-05-19 20:04:06 +0530213 .name = "vdd1",
Laxman Dewangan19228a62012-07-06 14:13:12 +0530214 .vin_name = "vcc1",
Laxman Dewangan7be53182012-07-09 20:27:13 +0530215 .n_voltages = 0x4C,
Laxman Dewangan0651eed2012-03-13 11:35:20 +0530216 .enable_time_us = 350,
Jorge Eduardo Candelariaa320e3c2011-05-16 18:35:03 -0500217 },
218 {
Laxman Dewangan33a69432012-05-19 20:04:06 +0530219 .name = "vdd2",
Laxman Dewangan19228a62012-07-06 14:13:12 +0530220 .vin_name = "vcc2",
Laxman Dewangan7be53182012-07-09 20:27:13 +0530221 .n_voltages = 0x4C,
Laxman Dewangan0651eed2012-03-13 11:35:20 +0530222 .enable_time_us = 350,
Jorge Eduardo Candelariaa320e3c2011-05-16 18:35:03 -0500223 },
224 {
Laxman Dewangan33a69432012-05-19 20:04:06 +0530225 .name = "vddctrl",
Laxman Dewangan7be53182012-07-09 20:27:13 +0530226 .n_voltages = 0x44,
Laxman Dewangan0651eed2012-03-13 11:35:20 +0530227 .enable_time_us = 900,
Jorge Eduardo Candelariaa320e3c2011-05-16 18:35:03 -0500228 },
229 {
Laxman Dewangan33a69432012-05-19 20:04:06 +0530230 .name = "ldo1",
Laxman Dewangan19228a62012-07-06 14:13:12 +0530231 .vin_name = "vcc6",
Laxman Dewangan7be53182012-07-09 20:27:13 +0530232 .n_voltages = 0x33,
Laxman Dewangan0651eed2012-03-13 11:35:20 +0530233 .enable_time_us = 420,
Jorge Eduardo Candelariaa320e3c2011-05-16 18:35:03 -0500234 },
235 {
Laxman Dewangan33a69432012-05-19 20:04:06 +0530236 .name = "ldo2",
Laxman Dewangan19228a62012-07-06 14:13:12 +0530237 .vin_name = "vcc6",
Laxman Dewangan7be53182012-07-09 20:27:13 +0530238 .n_voltages = 0x33,
Laxman Dewangan0651eed2012-03-13 11:35:20 +0530239 .enable_time_us = 420,
Jorge Eduardo Candelariaa320e3c2011-05-16 18:35:03 -0500240 },
241 {
Laxman Dewangan33a69432012-05-19 20:04:06 +0530242 .name = "ldo3",
Laxman Dewangan19228a62012-07-06 14:13:12 +0530243 .vin_name = "vcc5",
Laxman Dewangan7be53182012-07-09 20:27:13 +0530244 .n_voltages = 0x1A,
Laxman Dewangan0651eed2012-03-13 11:35:20 +0530245 .enable_time_us = 230,
Jorge Eduardo Candelariaa320e3c2011-05-16 18:35:03 -0500246 },
247 {
Laxman Dewangan33a69432012-05-19 20:04:06 +0530248 .name = "ldo4",
Laxman Dewangan19228a62012-07-06 14:13:12 +0530249 .vin_name = "vcc5",
Laxman Dewangan7be53182012-07-09 20:27:13 +0530250 .n_voltages = 0x33,
Laxman Dewangan0651eed2012-03-13 11:35:20 +0530251 .enable_time_us = 230,
Jorge Eduardo Candelariaa320e3c2011-05-16 18:35:03 -0500252 },
253 {
Laxman Dewangan33a69432012-05-19 20:04:06 +0530254 .name = "ldo5",
Laxman Dewangan19228a62012-07-06 14:13:12 +0530255 .vin_name = "vcc4",
Laxman Dewangan7be53182012-07-09 20:27:13 +0530256 .n_voltages = 0x1A,
Laxman Dewangan0651eed2012-03-13 11:35:20 +0530257 .enable_time_us = 230,
Jorge Eduardo Candelariaa320e3c2011-05-16 18:35:03 -0500258 },
259 {
Laxman Dewangan33a69432012-05-19 20:04:06 +0530260 .name = "ldo6",
Laxman Dewangan19228a62012-07-06 14:13:12 +0530261 .vin_name = "vcc3",
Laxman Dewangan7be53182012-07-09 20:27:13 +0530262 .n_voltages = 0x1A,
Laxman Dewangan0651eed2012-03-13 11:35:20 +0530263 .enable_time_us = 230,
Jorge Eduardo Candelariaa320e3c2011-05-16 18:35:03 -0500264 },
265 {
Laxman Dewangan33a69432012-05-19 20:04:06 +0530266 .name = "ldo7",
Laxman Dewangan19228a62012-07-06 14:13:12 +0530267 .vin_name = "vcc3",
Laxman Dewangan7be53182012-07-09 20:27:13 +0530268 .n_voltages = 0x1A,
Laxman Dewangan0651eed2012-03-13 11:35:20 +0530269 .enable_time_us = 230,
Jorge Eduardo Candelariaa320e3c2011-05-16 18:35:03 -0500270 },
271 {
Laxman Dewangan33a69432012-05-19 20:04:06 +0530272 .name = "ldo8",
Laxman Dewangan19228a62012-07-06 14:13:12 +0530273 .vin_name = "vcc3",
Laxman Dewangan7be53182012-07-09 20:27:13 +0530274 .n_voltages = 0x1A,
Laxman Dewangan0651eed2012-03-13 11:35:20 +0530275 .enable_time_us = 230,
Jorge Eduardo Candelariaa320e3c2011-05-16 18:35:03 -0500276 },
277};
278
Laxman Dewangan1e0c66f2012-01-28 15:07:57 +0530279#define EXT_CONTROL_REG_BITS(id, regs_offs, bits) (((regs_offs) << 8) | (bits))
280static unsigned int tps65910_ext_sleep_control[] = {
281 0,
282 EXT_CONTROL_REG_BITS(VIO, 1, 0),
283 EXT_CONTROL_REG_BITS(VDD1, 1, 1),
284 EXT_CONTROL_REG_BITS(VDD2, 1, 2),
285 EXT_CONTROL_REG_BITS(VDD3, 1, 3),
286 EXT_CONTROL_REG_BITS(VDIG1, 0, 1),
287 EXT_CONTROL_REG_BITS(VDIG2, 0, 2),
288 EXT_CONTROL_REG_BITS(VPLL, 0, 6),
289 EXT_CONTROL_REG_BITS(VDAC, 0, 7),
290 EXT_CONTROL_REG_BITS(VAUX1, 0, 3),
291 EXT_CONTROL_REG_BITS(VAUX2, 0, 4),
292 EXT_CONTROL_REG_BITS(VAUX33, 0, 5),
293 EXT_CONTROL_REG_BITS(VMMC, 0, 0),
294};
295
296static unsigned int tps65911_ext_sleep_control[] = {
297 0,
298 EXT_CONTROL_REG_BITS(VIO, 1, 0),
299 EXT_CONTROL_REG_BITS(VDD1, 1, 1),
300 EXT_CONTROL_REG_BITS(VDD2, 1, 2),
301 EXT_CONTROL_REG_BITS(VDDCTRL, 1, 3),
302 EXT_CONTROL_REG_BITS(LDO1, 0, 1),
303 EXT_CONTROL_REG_BITS(LDO2, 0, 2),
304 EXT_CONTROL_REG_BITS(LDO3, 0, 7),
305 EXT_CONTROL_REG_BITS(LDO4, 0, 6),
306 EXT_CONTROL_REG_BITS(LDO5, 0, 3),
307 EXT_CONTROL_REG_BITS(LDO6, 0, 0),
308 EXT_CONTROL_REG_BITS(LDO7, 0, 5),
309 EXT_CONTROL_REG_BITS(LDO8, 0, 4),
310};
311
Graeme Gregory518fb722011-05-02 16:20:08 -0500312struct tps65910_reg {
Axel Lin39aa9b62011-07-11 09:57:43 +0800313 struct regulator_desc *desc;
Graeme Gregory518fb722011-05-02 16:20:08 -0500314 struct tps65910 *mfd;
Axel Lin39aa9b62011-07-11 09:57:43 +0800315 struct regulator_dev **rdev;
316 struct tps_info **info;
Axel Lin39aa9b62011-07-11 09:57:43 +0800317 int num_regulators;
Graeme Gregory518fb722011-05-02 16:20:08 -0500318 int mode;
Jorge Eduardo Candelariaa320e3c2011-05-16 18:35:03 -0500319 int (*get_ctrl_reg)(int);
Laxman Dewangan1e0c66f2012-01-28 15:07:57 +0530320 unsigned int *ext_sleep_control;
321 unsigned int board_ext_control[TPS65910_NUM_REGS];
Graeme Gregory518fb722011-05-02 16:20:08 -0500322};
323
Graeme Gregory518fb722011-05-02 16:20:08 -0500324static int tps65910_get_ctrl_register(int id)
325{
326 switch (id) {
327 case TPS65910_REG_VRTC:
328 return TPS65910_VRTC;
329 case TPS65910_REG_VIO:
330 return TPS65910_VIO;
331 case TPS65910_REG_VDD1:
332 return TPS65910_VDD1;
333 case TPS65910_REG_VDD2:
334 return TPS65910_VDD2;
335 case TPS65910_REG_VDD3:
336 return TPS65910_VDD3;
337 case TPS65910_REG_VDIG1:
338 return TPS65910_VDIG1;
339 case TPS65910_REG_VDIG2:
340 return TPS65910_VDIG2;
341 case TPS65910_REG_VPLL:
342 return TPS65910_VPLL;
343 case TPS65910_REG_VDAC:
344 return TPS65910_VDAC;
345 case TPS65910_REG_VAUX1:
346 return TPS65910_VAUX1;
347 case TPS65910_REG_VAUX2:
348 return TPS65910_VAUX2;
349 case TPS65910_REG_VAUX33:
350 return TPS65910_VAUX33;
351 case TPS65910_REG_VMMC:
352 return TPS65910_VMMC;
Markus Pargmann03746dc2013-12-20 12:43:27 +0100353 case TPS65910_REG_VBB:
354 return TPS65910_BBCH;
Graeme Gregory518fb722011-05-02 16:20:08 -0500355 default:
356 return -EINVAL;
357 }
358}
359
Jorge Eduardo Candelariaa320e3c2011-05-16 18:35:03 -0500360static int tps65911_get_ctrl_register(int id)
361{
362 switch (id) {
363 case TPS65910_REG_VRTC:
364 return TPS65910_VRTC;
365 case TPS65910_REG_VIO:
366 return TPS65910_VIO;
367 case TPS65910_REG_VDD1:
368 return TPS65910_VDD1;
369 case TPS65910_REG_VDD2:
370 return TPS65910_VDD2;
371 case TPS65911_REG_VDDCTRL:
372 return TPS65911_VDDCTRL;
373 case TPS65911_REG_LDO1:
374 return TPS65911_LDO1;
375 case TPS65911_REG_LDO2:
376 return TPS65911_LDO2;
377 case TPS65911_REG_LDO3:
378 return TPS65911_LDO3;
379 case TPS65911_REG_LDO4:
380 return TPS65911_LDO4;
381 case TPS65911_REG_LDO5:
382 return TPS65911_LDO5;
383 case TPS65911_REG_LDO6:
384 return TPS65911_LDO6;
385 case TPS65911_REG_LDO7:
386 return TPS65911_LDO7;
387 case TPS65911_REG_LDO8:
388 return TPS65911_LDO8;
389 default:
390 return -EINVAL;
391 }
392}
393
Graeme Gregory518fb722011-05-02 16:20:08 -0500394static int tps65910_set_mode(struct regulator_dev *dev, unsigned int mode)
395{
396 struct tps65910_reg *pmic = rdev_get_drvdata(dev);
397 struct tps65910 *mfd = pmic->mfd;
398 int reg, value, id = rdev_get_id(dev);
Jorge Eduardo Candelariaa320e3c2011-05-16 18:35:03 -0500399
400 reg = pmic->get_ctrl_reg(id);
Graeme Gregory518fb722011-05-02 16:20:08 -0500401 if (reg < 0)
402 return reg;
403
404 switch (mode) {
405 case REGULATOR_MODE_NORMAL:
Axel Linfaa95fd2012-07-11 19:44:13 +0800406 return tps65910_reg_update_bits(pmic->mfd, reg,
407 LDO_ST_MODE_BIT | LDO_ST_ON_BIT,
408 LDO_ST_ON_BIT);
Graeme Gregory518fb722011-05-02 16:20:08 -0500409 case REGULATOR_MODE_IDLE:
410 value = LDO_ST_ON_BIT | LDO_ST_MODE_BIT;
Rhyland Klein3f7e8272012-05-08 11:42:38 -0700411 return tps65910_reg_set_bits(mfd, reg, value);
Graeme Gregory518fb722011-05-02 16:20:08 -0500412 case REGULATOR_MODE_STANDBY:
Rhyland Klein3f7e8272012-05-08 11:42:38 -0700413 return tps65910_reg_clear_bits(mfd, reg, LDO_ST_ON_BIT);
Graeme Gregory518fb722011-05-02 16:20:08 -0500414 }
415
416 return -EINVAL;
417}
418
419static unsigned int tps65910_get_mode(struct regulator_dev *dev)
420{
421 struct tps65910_reg *pmic = rdev_get_drvdata(dev);
Axel Linfaa95fd2012-07-11 19:44:13 +0800422 int ret, reg, value, id = rdev_get_id(dev);
Graeme Gregory518fb722011-05-02 16:20:08 -0500423
Jorge Eduardo Candelariaa320e3c2011-05-16 18:35:03 -0500424 reg = pmic->get_ctrl_reg(id);
Graeme Gregory518fb722011-05-02 16:20:08 -0500425 if (reg < 0)
426 return reg;
427
Axel Linfaa95fd2012-07-11 19:44:13 +0800428 ret = tps65910_reg_read(pmic->mfd, reg, &value);
429 if (ret < 0)
430 return ret;
Graeme Gregory518fb722011-05-02 16:20:08 -0500431
Axel Lin58599392012-03-13 07:15:27 +0800432 if (!(value & LDO_ST_ON_BIT))
Graeme Gregory518fb722011-05-02 16:20:08 -0500433 return REGULATOR_MODE_STANDBY;
434 else if (value & LDO_ST_MODE_BIT)
435 return REGULATOR_MODE_IDLE;
436 else
437 return REGULATOR_MODE_NORMAL;
438}
439
Laxman Dewangan18039e02012-03-14 13:00:58 +0530440static int tps65910_get_voltage_dcdc_sel(struct regulator_dev *dev)
Graeme Gregory518fb722011-05-02 16:20:08 -0500441{
442 struct tps65910_reg *pmic = rdev_get_drvdata(dev);
Axel Linfaa95fd2012-07-11 19:44:13 +0800443 int ret, id = rdev_get_id(dev);
Jorge Eduardo Candelariaa320e3c2011-05-16 18:35:03 -0500444 int opvsel = 0, srvsel = 0, vselmax = 0, mult = 0, sr = 0;
Graeme Gregory518fb722011-05-02 16:20:08 -0500445
446 switch (id) {
447 case TPS65910_REG_VDD1:
Axel Linfaa95fd2012-07-11 19:44:13 +0800448 ret = tps65910_reg_read(pmic->mfd, TPS65910_VDD1_OP, &opvsel);
449 if (ret < 0)
450 return ret;
451 ret = tps65910_reg_read(pmic->mfd, TPS65910_VDD1, &mult);
452 if (ret < 0)
453 return ret;
Graeme Gregory518fb722011-05-02 16:20:08 -0500454 mult = (mult & VDD1_VGAIN_SEL_MASK) >> VDD1_VGAIN_SEL_SHIFT;
Axel Linfaa95fd2012-07-11 19:44:13 +0800455 ret = tps65910_reg_read(pmic->mfd, TPS65910_VDD1_SR, &srvsel);
456 if (ret < 0)
457 return ret;
Graeme Gregory518fb722011-05-02 16:20:08 -0500458 sr = opvsel & VDD1_OP_CMD_MASK;
459 opvsel &= VDD1_OP_SEL_MASK;
460 srvsel &= VDD1_SR_SEL_MASK;
Jorge Eduardo Candelariaa320e3c2011-05-16 18:35:03 -0500461 vselmax = 75;
Graeme Gregory518fb722011-05-02 16:20:08 -0500462 break;
463 case TPS65910_REG_VDD2:
Axel Linfaa95fd2012-07-11 19:44:13 +0800464 ret = tps65910_reg_read(pmic->mfd, TPS65910_VDD2_OP, &opvsel);
465 if (ret < 0)
466 return ret;
467 ret = tps65910_reg_read(pmic->mfd, TPS65910_VDD2, &mult);
468 if (ret < 0)
469 return ret;
Graeme Gregory518fb722011-05-02 16:20:08 -0500470 mult = (mult & VDD2_VGAIN_SEL_MASK) >> VDD2_VGAIN_SEL_SHIFT;
Axel Linfaa95fd2012-07-11 19:44:13 +0800471 ret = tps65910_reg_read(pmic->mfd, TPS65910_VDD2_SR, &srvsel);
472 if (ret < 0)
473 return ret;
Graeme Gregory518fb722011-05-02 16:20:08 -0500474 sr = opvsel & VDD2_OP_CMD_MASK;
475 opvsel &= VDD2_OP_SEL_MASK;
476 srvsel &= VDD2_SR_SEL_MASK;
Jorge Eduardo Candelariaa320e3c2011-05-16 18:35:03 -0500477 vselmax = 75;
478 break;
479 case TPS65911_REG_VDDCTRL:
Axel Linfaa95fd2012-07-11 19:44:13 +0800480 ret = tps65910_reg_read(pmic->mfd, TPS65911_VDDCTRL_OP,
481 &opvsel);
482 if (ret < 0)
483 return ret;
484 ret = tps65910_reg_read(pmic->mfd, TPS65911_VDDCTRL_SR,
485 &srvsel);
486 if (ret < 0)
487 return ret;
Jorge Eduardo Candelariaa320e3c2011-05-16 18:35:03 -0500488 sr = opvsel & VDDCTRL_OP_CMD_MASK;
489 opvsel &= VDDCTRL_OP_SEL_MASK;
490 srvsel &= VDDCTRL_SR_SEL_MASK;
491 vselmax = 64;
Graeme Gregory518fb722011-05-02 16:20:08 -0500492 break;
493 }
494
495 /* multiplier 0 == 1 but 2,3 normal */
496 if (!mult)
Jingoo Han4b579272013-10-14 17:53:40 +0900497 mult = 1;
Graeme Gregory518fb722011-05-02 16:20:08 -0500498
499 if (sr) {
Jorge Eduardo Candelariaa320e3c2011-05-16 18:35:03 -0500500 /* normalise to valid range */
501 if (srvsel < 3)
502 srvsel = 3;
503 if (srvsel > vselmax)
504 srvsel = vselmax;
Laxman Dewangan18039e02012-03-14 13:00:58 +0530505 return srvsel - 3;
Graeme Gregory518fb722011-05-02 16:20:08 -0500506 } else {
507
Jorge Eduardo Candelariaa320e3c2011-05-16 18:35:03 -0500508 /* normalise to valid range*/
509 if (opvsel < 3)
510 opvsel = 3;
511 if (opvsel > vselmax)
512 opvsel = vselmax;
Laxman Dewangan18039e02012-03-14 13:00:58 +0530513 return opvsel - 3;
Graeme Gregory518fb722011-05-02 16:20:08 -0500514 }
Laxman Dewangan18039e02012-03-14 13:00:58 +0530515 return -EINVAL;
Graeme Gregory518fb722011-05-02 16:20:08 -0500516}
517
Axel Lin1f904fd2012-05-09 09:22:47 +0800518static int tps65910_get_voltage_sel(struct regulator_dev *dev)
Graeme Gregory518fb722011-05-02 16:20:08 -0500519{
520 struct tps65910_reg *pmic = rdev_get_drvdata(dev);
Axel Linfaa95fd2012-07-11 19:44:13 +0800521 int ret, reg, value, id = rdev_get_id(dev);
Graeme Gregory518fb722011-05-02 16:20:08 -0500522
Jorge Eduardo Candelariaa320e3c2011-05-16 18:35:03 -0500523 reg = pmic->get_ctrl_reg(id);
Graeme Gregory518fb722011-05-02 16:20:08 -0500524 if (reg < 0)
525 return reg;
526
Axel Linfaa95fd2012-07-11 19:44:13 +0800527 ret = tps65910_reg_read(pmic->mfd, reg, &value);
528 if (ret < 0)
529 return ret;
Graeme Gregory518fb722011-05-02 16:20:08 -0500530
531 switch (id) {
532 case TPS65910_REG_VIO:
533 case TPS65910_REG_VDIG1:
534 case TPS65910_REG_VDIG2:
535 case TPS65910_REG_VPLL:
536 case TPS65910_REG_VDAC:
537 case TPS65910_REG_VAUX1:
538 case TPS65910_REG_VAUX2:
539 case TPS65910_REG_VAUX33:
540 case TPS65910_REG_VMMC:
541 value &= LDO_SEL_MASK;
542 value >>= LDO_SEL_SHIFT;
543 break;
Markus Pargmann03746dc2013-12-20 12:43:27 +0100544 case TPS65910_REG_VBB:
545 value &= BBCH_BBSEL_MASK;
546 value >>= BBCH_BBSEL_SHIFT;
547 break;
Graeme Gregory518fb722011-05-02 16:20:08 -0500548 default:
549 return -EINVAL;
550 }
551
Axel Lin1f904fd2012-05-09 09:22:47 +0800552 return value;
Graeme Gregory518fb722011-05-02 16:20:08 -0500553}
554
555static int tps65910_get_voltage_vdd3(struct regulator_dev *dev)
556{
Axel Lind9fe28f2012-06-21 18:48:00 +0800557 return dev->desc->volt_table[0];
Graeme Gregory518fb722011-05-02 16:20:08 -0500558}
559
Axel Lin1f904fd2012-05-09 09:22:47 +0800560static int tps65911_get_voltage_sel(struct regulator_dev *dev)
Jorge Eduardo Candelariaa320e3c2011-05-16 18:35:03 -0500561{
562 struct tps65910_reg *pmic = rdev_get_drvdata(dev);
Axel Linfaa95fd2012-07-11 19:44:13 +0800563 int ret, id = rdev_get_id(dev);
564 unsigned int value, reg;
Jorge Eduardo Candelariaa320e3c2011-05-16 18:35:03 -0500565
566 reg = pmic->get_ctrl_reg(id);
567
Axel Linfaa95fd2012-07-11 19:44:13 +0800568 ret = tps65910_reg_read(pmic->mfd, reg, &value);
569 if (ret < 0)
570 return ret;
Jorge Eduardo Candelariaa320e3c2011-05-16 18:35:03 -0500571
572 switch (id) {
573 case TPS65911_REG_LDO1:
574 case TPS65911_REG_LDO2:
575 case TPS65911_REG_LDO4:
576 value &= LDO1_SEL_MASK;
577 value >>= LDO_SEL_SHIFT;
Jorge Eduardo Candelariaa320e3c2011-05-16 18:35:03 -0500578 break;
579 case TPS65911_REG_LDO3:
580 case TPS65911_REG_LDO5:
581 case TPS65911_REG_LDO6:
582 case TPS65911_REG_LDO7:
583 case TPS65911_REG_LDO8:
584 value &= LDO3_SEL_MASK;
585 value >>= LDO_SEL_SHIFT;
Jorge Eduardo Candelariaa320e3c2011-05-16 18:35:03 -0500586 break;
587 case TPS65910_REG_VIO:
Laxman Dewangane882eae2012-02-17 18:56:11 +0530588 value &= LDO_SEL_MASK;
589 value >>= LDO_SEL_SHIFT;
Axel Lin1f904fd2012-05-09 09:22:47 +0800590 break;
Jorge Eduardo Candelariaa320e3c2011-05-16 18:35:03 -0500591 default:
592 return -EINVAL;
593 }
594
Axel Lin1f904fd2012-05-09 09:22:47 +0800595 return value;
Jorge Eduardo Candelariaa320e3c2011-05-16 18:35:03 -0500596}
597
Axel Lin94732b92012-03-09 10:22:20 +0800598static int tps65910_set_voltage_dcdc_sel(struct regulator_dev *dev,
599 unsigned selector)
Graeme Gregory518fb722011-05-02 16:20:08 -0500600{
601 struct tps65910_reg *pmic = rdev_get_drvdata(dev);
602 int id = rdev_get_id(dev), vsel;
Jorge Eduardo Candelariaa320e3c2011-05-16 18:35:03 -0500603 int dcdc_mult = 0;
Graeme Gregory518fb722011-05-02 16:20:08 -0500604
Jorge Eduardo Candelariaa320e3c2011-05-16 18:35:03 -0500605 switch (id) {
606 case TPS65910_REG_VDD1:
Afzal Mohammed780dc9b2011-11-08 18:54:10 +0530607 dcdc_mult = (selector / VDD1_2_NUM_VOLT_FINE) + 1;
Jorge Eduardo Candelariaa320e3c2011-05-16 18:35:03 -0500608 if (dcdc_mult == 1)
609 dcdc_mult--;
Afzal Mohammed780dc9b2011-11-08 18:54:10 +0530610 vsel = (selector % VDD1_2_NUM_VOLT_FINE) + 3;
Graeme Gregory518fb722011-05-02 16:20:08 -0500611
Axel Linfaa95fd2012-07-11 19:44:13 +0800612 tps65910_reg_update_bits(pmic->mfd, TPS65910_VDD1,
613 VDD1_VGAIN_SEL_MASK,
614 dcdc_mult << VDD1_VGAIN_SEL_SHIFT);
615 tps65910_reg_write(pmic->mfd, TPS65910_VDD1_OP, vsel);
Jorge Eduardo Candelariaa320e3c2011-05-16 18:35:03 -0500616 break;
617 case TPS65910_REG_VDD2:
Afzal Mohammed780dc9b2011-11-08 18:54:10 +0530618 dcdc_mult = (selector / VDD1_2_NUM_VOLT_FINE) + 1;
Jorge Eduardo Candelariaa320e3c2011-05-16 18:35:03 -0500619 if (dcdc_mult == 1)
620 dcdc_mult--;
Afzal Mohammed780dc9b2011-11-08 18:54:10 +0530621 vsel = (selector % VDD1_2_NUM_VOLT_FINE) + 3;
Jorge Eduardo Candelariaa320e3c2011-05-16 18:35:03 -0500622
Axel Linfaa95fd2012-07-11 19:44:13 +0800623 tps65910_reg_update_bits(pmic->mfd, TPS65910_VDD2,
624 VDD1_VGAIN_SEL_MASK,
625 dcdc_mult << VDD2_VGAIN_SEL_SHIFT);
626 tps65910_reg_write(pmic->mfd, TPS65910_VDD2_OP, vsel);
Jorge Eduardo Candelariaa320e3c2011-05-16 18:35:03 -0500627 break;
628 case TPS65911_REG_VDDCTRL:
Laxman Dewanganc4632ae2012-03-07 16:39:05 +0530629 vsel = selector + 3;
Axel Linfaa95fd2012-07-11 19:44:13 +0800630 tps65910_reg_write(pmic->mfd, TPS65911_VDDCTRL_OP, vsel);
Graeme Gregory518fb722011-05-02 16:20:08 -0500631 }
632
633 return 0;
634}
635
Axel Lin94732b92012-03-09 10:22:20 +0800636static int tps65910_set_voltage_sel(struct regulator_dev *dev,
637 unsigned selector)
Graeme Gregory518fb722011-05-02 16:20:08 -0500638{
639 struct tps65910_reg *pmic = rdev_get_drvdata(dev);
640 int reg, id = rdev_get_id(dev);
641
Jorge Eduardo Candelariaa320e3c2011-05-16 18:35:03 -0500642 reg = pmic->get_ctrl_reg(id);
Graeme Gregory518fb722011-05-02 16:20:08 -0500643 if (reg < 0)
644 return reg;
645
646 switch (id) {
647 case TPS65910_REG_VIO:
648 case TPS65910_REG_VDIG1:
649 case TPS65910_REG_VDIG2:
650 case TPS65910_REG_VPLL:
651 case TPS65910_REG_VDAC:
652 case TPS65910_REG_VAUX1:
653 case TPS65910_REG_VAUX2:
654 case TPS65910_REG_VAUX33:
655 case TPS65910_REG_VMMC:
Axel Linfaa95fd2012-07-11 19:44:13 +0800656 return tps65910_reg_update_bits(pmic->mfd, reg, LDO_SEL_MASK,
657 selector << LDO_SEL_SHIFT);
Markus Pargmann03746dc2013-12-20 12:43:27 +0100658 case TPS65910_REG_VBB:
659 return tps65910_reg_update_bits(pmic->mfd, reg, BBCH_BBSEL_MASK,
660 selector << BBCH_BBSEL_SHIFT);
Graeme Gregory518fb722011-05-02 16:20:08 -0500661 }
662
663 return -EINVAL;
664}
665
Axel Lin94732b92012-03-09 10:22:20 +0800666static int tps65911_set_voltage_sel(struct regulator_dev *dev,
667 unsigned selector)
Jorge Eduardo Candelariaa320e3c2011-05-16 18:35:03 -0500668{
669 struct tps65910_reg *pmic = rdev_get_drvdata(dev);
670 int reg, id = rdev_get_id(dev);
671
672 reg = pmic->get_ctrl_reg(id);
673 if (reg < 0)
674 return reg;
675
676 switch (id) {
677 case TPS65911_REG_LDO1:
678 case TPS65911_REG_LDO2:
679 case TPS65911_REG_LDO4:
Axel Linfaa95fd2012-07-11 19:44:13 +0800680 return tps65910_reg_update_bits(pmic->mfd, reg, LDO1_SEL_MASK,
681 selector << LDO_SEL_SHIFT);
Jorge Eduardo Candelariaa320e3c2011-05-16 18:35:03 -0500682 case TPS65911_REG_LDO3:
683 case TPS65911_REG_LDO5:
684 case TPS65911_REG_LDO6:
685 case TPS65911_REG_LDO7:
686 case TPS65911_REG_LDO8:
Axel Linfaa95fd2012-07-11 19:44:13 +0800687 return tps65910_reg_update_bits(pmic->mfd, reg, LDO3_SEL_MASK,
688 selector << LDO_SEL_SHIFT);
Laxman Dewangane882eae2012-02-17 18:56:11 +0530689 case TPS65910_REG_VIO:
Axel Linfaa95fd2012-07-11 19:44:13 +0800690 return tps65910_reg_update_bits(pmic->mfd, reg, LDO_SEL_MASK,
691 selector << LDO_SEL_SHIFT);
Markus Pargmann03746dc2013-12-20 12:43:27 +0100692 case TPS65910_REG_VBB:
693 return tps65910_reg_update_bits(pmic->mfd, reg, BBCH_BBSEL_MASK,
694 selector << BBCH_BBSEL_SHIFT);
Jorge Eduardo Candelariaa320e3c2011-05-16 18:35:03 -0500695 }
696
697 return -EINVAL;
698}
699
700
Graeme Gregory518fb722011-05-02 16:20:08 -0500701static int tps65910_list_voltage_dcdc(struct regulator_dev *dev,
702 unsigned selector)
703{
Jorge Eduardo Candelariaa320e3c2011-05-16 18:35:03 -0500704 int volt, mult = 1, id = rdev_get_id(dev);
Graeme Gregory518fb722011-05-02 16:20:08 -0500705
Jorge Eduardo Candelariaa320e3c2011-05-16 18:35:03 -0500706 switch (id) {
707 case TPS65910_REG_VDD1:
708 case TPS65910_REG_VDD2:
Afzal Mohammed780dc9b2011-11-08 18:54:10 +0530709 mult = (selector / VDD1_2_NUM_VOLT_FINE) + 1;
Jorge Eduardo Candelariaa320e3c2011-05-16 18:35:03 -0500710 volt = VDD1_2_MIN_VOLT +
Jingoo Han4b579272013-10-14 17:53:40 +0900711 (selector % VDD1_2_NUM_VOLT_FINE) * VDD1_2_OFFSET;
Axel Lind04156b2011-07-10 21:44:09 +0800712 break;
Jorge Eduardo Candelariaa320e3c2011-05-16 18:35:03 -0500713 case TPS65911_REG_VDDCTRL:
714 volt = VDDCTRL_MIN_VOLT + (selector * VDDCTRL_OFFSET);
Axel Lind04156b2011-07-10 21:44:09 +0800715 break;
716 default:
717 BUG();
718 return -EINVAL;
Jorge Eduardo Candelariaa320e3c2011-05-16 18:35:03 -0500719 }
Graeme Gregory518fb722011-05-02 16:20:08 -0500720
721 return volt * 100 * mult;
722}
723
Jorge Eduardo Candelariaa320e3c2011-05-16 18:35:03 -0500724static int tps65911_list_voltage(struct regulator_dev *dev, unsigned selector)
725{
726 struct tps65910_reg *pmic = rdev_get_drvdata(dev);
727 int step_mv = 0, id = rdev_get_id(dev);
728
Jingoo Han4b579272013-10-14 17:53:40 +0900729 switch (id) {
Jorge Eduardo Candelariaa320e3c2011-05-16 18:35:03 -0500730 case TPS65911_REG_LDO1:
731 case TPS65911_REG_LDO2:
732 case TPS65911_REG_LDO4:
733 /* The first 5 values of the selector correspond to 1V */
734 if (selector < 5)
735 selector = 0;
736 else
737 selector -= 4;
738
739 step_mv = 50;
740 break;
741 case TPS65911_REG_LDO3:
742 case TPS65911_REG_LDO5:
743 case TPS65911_REG_LDO6:
744 case TPS65911_REG_LDO7:
745 case TPS65911_REG_LDO8:
746 /* The first 3 values of the selector correspond to 1V */
747 if (selector < 3)
748 selector = 0;
749 else
750 selector -= 2;
751
752 step_mv = 100;
753 break;
754 case TPS65910_REG_VIO:
Axel Lind9fe28f2012-06-21 18:48:00 +0800755 return pmic->info[id]->voltage_table[selector];
Jorge Eduardo Candelariaa320e3c2011-05-16 18:35:03 -0500756 default:
757 return -EINVAL;
758 }
759
760 return (LDO_MIN_VOLT + selector * step_mv) * 1000;
761}
762
Graeme Gregory518fb722011-05-02 16:20:08 -0500763/* Regulator ops (except VRTC) */
764static struct regulator_ops tps65910_ops_dcdc = {
Axel Lina40a9c42012-04-17 14:34:46 +0800765 .is_enabled = regulator_is_enabled_regmap,
766 .enable = regulator_enable_regmap,
767 .disable = regulator_disable_regmap,
Graeme Gregory518fb722011-05-02 16:20:08 -0500768 .set_mode = tps65910_set_mode,
769 .get_mode = tps65910_get_mode,
Laxman Dewangan18039e02012-03-14 13:00:58 +0530770 .get_voltage_sel = tps65910_get_voltage_dcdc_sel,
Axel Lin94732b92012-03-09 10:22:20 +0800771 .set_voltage_sel = tps65910_set_voltage_dcdc_sel,
Axel Lin01bc3a12012-06-20 22:40:10 +0800772 .set_voltage_time_sel = regulator_set_voltage_time_sel,
Graeme Gregory518fb722011-05-02 16:20:08 -0500773 .list_voltage = tps65910_list_voltage_dcdc,
Axel Lin9fa81752013-04-20 10:30:17 +0800774 .map_voltage = regulator_map_voltage_ascend,
Graeme Gregory518fb722011-05-02 16:20:08 -0500775};
776
777static struct regulator_ops tps65910_ops_vdd3 = {
Axel Lina40a9c42012-04-17 14:34:46 +0800778 .is_enabled = regulator_is_enabled_regmap,
779 .enable = regulator_enable_regmap,
780 .disable = regulator_disable_regmap,
Graeme Gregory518fb722011-05-02 16:20:08 -0500781 .set_mode = tps65910_set_mode,
782 .get_mode = tps65910_get_mode,
783 .get_voltage = tps65910_get_voltage_vdd3,
Axel Lind9fe28f2012-06-21 18:48:00 +0800784 .list_voltage = regulator_list_voltage_table,
Axel Lin9fa81752013-04-20 10:30:17 +0800785 .map_voltage = regulator_map_voltage_ascend,
Graeme Gregory518fb722011-05-02 16:20:08 -0500786};
787
Markus Pargmann03746dc2013-12-20 12:43:27 +0100788static struct regulator_ops tps65910_ops_vbb = {
789 .is_enabled = regulator_is_enabled_regmap,
790 .enable = regulator_enable_regmap,
791 .disable = regulator_disable_regmap,
792 .set_mode = tps65910_set_mode,
793 .get_mode = tps65910_get_mode,
794 .get_voltage_sel = tps65910_get_voltage_sel,
795 .set_voltage_sel = tps65910_set_voltage_sel,
796 .list_voltage = regulator_list_voltage_table,
797 .map_voltage = regulator_map_voltage_iterate,
798};
799
Graeme Gregory518fb722011-05-02 16:20:08 -0500800static struct regulator_ops tps65910_ops = {
Axel Lina40a9c42012-04-17 14:34:46 +0800801 .is_enabled = regulator_is_enabled_regmap,
802 .enable = regulator_enable_regmap,
803 .disable = regulator_disable_regmap,
Graeme Gregory518fb722011-05-02 16:20:08 -0500804 .set_mode = tps65910_set_mode,
805 .get_mode = tps65910_get_mode,
Axel Lin1f904fd2012-05-09 09:22:47 +0800806 .get_voltage_sel = tps65910_get_voltage_sel,
Axel Lin94732b92012-03-09 10:22:20 +0800807 .set_voltage_sel = tps65910_set_voltage_sel,
Axel Lind9fe28f2012-06-21 18:48:00 +0800808 .list_voltage = regulator_list_voltage_table,
Axel Lin9fa81752013-04-20 10:30:17 +0800809 .map_voltage = regulator_map_voltage_ascend,
Graeme Gregory518fb722011-05-02 16:20:08 -0500810};
811
Jorge Eduardo Candelariaa320e3c2011-05-16 18:35:03 -0500812static struct regulator_ops tps65911_ops = {
Axel Lina40a9c42012-04-17 14:34:46 +0800813 .is_enabled = regulator_is_enabled_regmap,
814 .enable = regulator_enable_regmap,
815 .disable = regulator_disable_regmap,
Jorge Eduardo Candelariaa320e3c2011-05-16 18:35:03 -0500816 .set_mode = tps65910_set_mode,
817 .get_mode = tps65910_get_mode,
Axel Lin1f904fd2012-05-09 09:22:47 +0800818 .get_voltage_sel = tps65911_get_voltage_sel,
Axel Lin94732b92012-03-09 10:22:20 +0800819 .set_voltage_sel = tps65911_set_voltage_sel,
Jorge Eduardo Candelariaa320e3c2011-05-16 18:35:03 -0500820 .list_voltage = tps65911_list_voltage,
Axel Lin9fa81752013-04-20 10:30:17 +0800821 .map_voltage = regulator_map_voltage_ascend,
Jorge Eduardo Candelariaa320e3c2011-05-16 18:35:03 -0500822};
823
Laxman Dewangan1e0c66f2012-01-28 15:07:57 +0530824static int tps65910_set_ext_sleep_config(struct tps65910_reg *pmic,
825 int id, int ext_sleep_config)
826{
827 struct tps65910 *mfd = pmic->mfd;
828 u8 regoffs = (pmic->ext_sleep_control[id] >> 8) & 0xFF;
829 u8 bit_pos = (1 << pmic->ext_sleep_control[id] & 0xFF);
830 int ret;
831
832 /*
833 * Regulator can not be control from multiple external input EN1, EN2
834 * and EN3 together.
835 */
836 if (ext_sleep_config & EXT_SLEEP_CONTROL) {
837 int en_count;
838 en_count = ((ext_sleep_config &
839 TPS65910_SLEEP_CONTROL_EXT_INPUT_EN1) != 0);
840 en_count += ((ext_sleep_config &
841 TPS65910_SLEEP_CONTROL_EXT_INPUT_EN2) != 0);
842 en_count += ((ext_sleep_config &
843 TPS65910_SLEEP_CONTROL_EXT_INPUT_EN3) != 0);
Laxman Dewanganf30b0712012-03-07 18:21:49 +0530844 en_count += ((ext_sleep_config &
845 TPS65911_SLEEP_CONTROL_EXT_INPUT_SLEEP) != 0);
Laxman Dewangan1e0c66f2012-01-28 15:07:57 +0530846 if (en_count > 1) {
847 dev_err(mfd->dev,
848 "External sleep control flag is not proper\n");
849 return -EINVAL;
850 }
851 }
852
853 pmic->board_ext_control[id] = ext_sleep_config;
854
855 /* External EN1 control */
856 if (ext_sleep_config & TPS65910_SLEEP_CONTROL_EXT_INPUT_EN1)
Rhyland Klein3f7e8272012-05-08 11:42:38 -0700857 ret = tps65910_reg_set_bits(mfd,
Laxman Dewangan1e0c66f2012-01-28 15:07:57 +0530858 TPS65910_EN1_LDO_ASS + regoffs, bit_pos);
859 else
Rhyland Klein3f7e8272012-05-08 11:42:38 -0700860 ret = tps65910_reg_clear_bits(mfd,
Laxman Dewangan1e0c66f2012-01-28 15:07:57 +0530861 TPS65910_EN1_LDO_ASS + regoffs, bit_pos);
862 if (ret < 0) {
863 dev_err(mfd->dev,
864 "Error in configuring external control EN1\n");
865 return ret;
866 }
867
868 /* External EN2 control */
869 if (ext_sleep_config & TPS65910_SLEEP_CONTROL_EXT_INPUT_EN2)
Rhyland Klein3f7e8272012-05-08 11:42:38 -0700870 ret = tps65910_reg_set_bits(mfd,
Laxman Dewangan1e0c66f2012-01-28 15:07:57 +0530871 TPS65910_EN2_LDO_ASS + regoffs, bit_pos);
872 else
Rhyland Klein3f7e8272012-05-08 11:42:38 -0700873 ret = tps65910_reg_clear_bits(mfd,
Laxman Dewangan1e0c66f2012-01-28 15:07:57 +0530874 TPS65910_EN2_LDO_ASS + regoffs, bit_pos);
875 if (ret < 0) {
876 dev_err(mfd->dev,
877 "Error in configuring external control EN2\n");
878 return ret;
879 }
880
881 /* External EN3 control for TPS65910 LDO only */
882 if ((tps65910_chip_id(mfd) == TPS65910) &&
883 (id >= TPS65910_REG_VDIG1)) {
884 if (ext_sleep_config & TPS65910_SLEEP_CONTROL_EXT_INPUT_EN3)
Rhyland Klein3f7e8272012-05-08 11:42:38 -0700885 ret = tps65910_reg_set_bits(mfd,
Laxman Dewangan1e0c66f2012-01-28 15:07:57 +0530886 TPS65910_EN3_LDO_ASS + regoffs, bit_pos);
887 else
Rhyland Klein3f7e8272012-05-08 11:42:38 -0700888 ret = tps65910_reg_clear_bits(mfd,
Laxman Dewangan1e0c66f2012-01-28 15:07:57 +0530889 TPS65910_EN3_LDO_ASS + regoffs, bit_pos);
890 if (ret < 0) {
891 dev_err(mfd->dev,
892 "Error in configuring external control EN3\n");
893 return ret;
894 }
895 }
896
897 /* Return if no external control is selected */
898 if (!(ext_sleep_config & EXT_SLEEP_CONTROL)) {
899 /* Clear all sleep controls */
Rhyland Klein3f7e8272012-05-08 11:42:38 -0700900 ret = tps65910_reg_clear_bits(mfd,
Laxman Dewangan1e0c66f2012-01-28 15:07:57 +0530901 TPS65910_SLEEP_KEEP_LDO_ON + regoffs, bit_pos);
902 if (!ret)
Rhyland Klein3f7e8272012-05-08 11:42:38 -0700903 ret = tps65910_reg_clear_bits(mfd,
Laxman Dewangan1e0c66f2012-01-28 15:07:57 +0530904 TPS65910_SLEEP_SET_LDO_OFF + regoffs, bit_pos);
905 if (ret < 0)
906 dev_err(mfd->dev,
907 "Error in configuring SLEEP register\n");
908 return ret;
909 }
910
911 /*
912 * For regulator that has separate operational and sleep register make
913 * sure that operational is used and clear sleep register to turn
914 * regulator off when external control is inactive
915 */
916 if ((id == TPS65910_REG_VDD1) ||
917 (id == TPS65910_REG_VDD2) ||
918 ((id == TPS65911_REG_VDDCTRL) &&
919 (tps65910_chip_id(mfd) == TPS65911))) {
920 int op_reg_add = pmic->get_ctrl_reg(id) + 1;
921 int sr_reg_add = pmic->get_ctrl_reg(id) + 2;
Axel Linfaa95fd2012-07-11 19:44:13 +0800922 int opvsel, srvsel;
923
924 ret = tps65910_reg_read(pmic->mfd, op_reg_add, &opvsel);
925 if (ret < 0)
926 return ret;
927 ret = tps65910_reg_read(pmic->mfd, sr_reg_add, &srvsel);
928 if (ret < 0)
929 return ret;
930
Laxman Dewangan1e0c66f2012-01-28 15:07:57 +0530931 if (opvsel & VDD1_OP_CMD_MASK) {
932 u8 reg_val = srvsel & VDD1_OP_SEL_MASK;
Axel Linfaa95fd2012-07-11 19:44:13 +0800933
934 ret = tps65910_reg_write(pmic->mfd, op_reg_add,
935 reg_val);
Laxman Dewangan1e0c66f2012-01-28 15:07:57 +0530936 if (ret < 0) {
937 dev_err(mfd->dev,
938 "Error in configuring op register\n");
939 return ret;
940 }
941 }
Axel Linfaa95fd2012-07-11 19:44:13 +0800942 ret = tps65910_reg_write(pmic->mfd, sr_reg_add, 0);
Laxman Dewangan1e0c66f2012-01-28 15:07:57 +0530943 if (ret < 0) {
Masanari Iida6d3be302013-09-30 23:19:09 +0900944 dev_err(mfd->dev, "Error in setting sr register\n");
Laxman Dewangan1e0c66f2012-01-28 15:07:57 +0530945 return ret;
946 }
947 }
948
Rhyland Klein3f7e8272012-05-08 11:42:38 -0700949 ret = tps65910_reg_clear_bits(mfd,
Laxman Dewangan1e0c66f2012-01-28 15:07:57 +0530950 TPS65910_SLEEP_KEEP_LDO_ON + regoffs, bit_pos);
Laxman Dewanganf30b0712012-03-07 18:21:49 +0530951 if (!ret) {
952 if (ext_sleep_config & TPS65911_SLEEP_CONTROL_EXT_INPUT_SLEEP)
Rhyland Klein3f7e8272012-05-08 11:42:38 -0700953 ret = tps65910_reg_set_bits(mfd,
Laxman Dewanganf30b0712012-03-07 18:21:49 +0530954 TPS65910_SLEEP_SET_LDO_OFF + regoffs, bit_pos);
955 else
Rhyland Klein3f7e8272012-05-08 11:42:38 -0700956 ret = tps65910_reg_clear_bits(mfd,
Laxman Dewanganf30b0712012-03-07 18:21:49 +0530957 TPS65910_SLEEP_SET_LDO_OFF + regoffs, bit_pos);
958 }
Laxman Dewangan1e0c66f2012-01-28 15:07:57 +0530959 if (ret < 0)
960 dev_err(mfd->dev,
961 "Error in configuring SLEEP register\n");
Laxman Dewanganf30b0712012-03-07 18:21:49 +0530962
Laxman Dewangan1e0c66f2012-01-28 15:07:57 +0530963 return ret;
964}
965
Rhyland Klein67901782012-05-08 11:42:41 -0700966#ifdef CONFIG_OF
967
968static struct of_regulator_match tps65910_matches[] = {
Laxman Dewangan33a69432012-05-19 20:04:06 +0530969 { .name = "vrtc", .driver_data = (void *) &tps65910_regs[0] },
970 { .name = "vio", .driver_data = (void *) &tps65910_regs[1] },
971 { .name = "vdd1", .driver_data = (void *) &tps65910_regs[2] },
972 { .name = "vdd2", .driver_data = (void *) &tps65910_regs[3] },
973 { .name = "vdd3", .driver_data = (void *) &tps65910_regs[4] },
974 { .name = "vdig1", .driver_data = (void *) &tps65910_regs[5] },
975 { .name = "vdig2", .driver_data = (void *) &tps65910_regs[6] },
976 { .name = "vpll", .driver_data = (void *) &tps65910_regs[7] },
977 { .name = "vdac", .driver_data = (void *) &tps65910_regs[8] },
978 { .name = "vaux1", .driver_data = (void *) &tps65910_regs[9] },
979 { .name = "vaux2", .driver_data = (void *) &tps65910_regs[10] },
980 { .name = "vaux33", .driver_data = (void *) &tps65910_regs[11] },
981 { .name = "vmmc", .driver_data = (void *) &tps65910_regs[12] },
Markus Pargmann03746dc2013-12-20 12:43:27 +0100982 { .name = "vbb", .driver_data = (void *) &tps65910_regs[13] },
Rhyland Klein67901782012-05-08 11:42:41 -0700983};
984
985static struct of_regulator_match tps65911_matches[] = {
Laxman Dewangan33a69432012-05-19 20:04:06 +0530986 { .name = "vrtc", .driver_data = (void *) &tps65911_regs[0] },
987 { .name = "vio", .driver_data = (void *) &tps65911_regs[1] },
988 { .name = "vdd1", .driver_data = (void *) &tps65911_regs[2] },
989 { .name = "vdd2", .driver_data = (void *) &tps65911_regs[3] },
990 { .name = "vddctrl", .driver_data = (void *) &tps65911_regs[4] },
991 { .name = "ldo1", .driver_data = (void *) &tps65911_regs[5] },
992 { .name = "ldo2", .driver_data = (void *) &tps65911_regs[6] },
993 { .name = "ldo3", .driver_data = (void *) &tps65911_regs[7] },
994 { .name = "ldo4", .driver_data = (void *) &tps65911_regs[8] },
995 { .name = "ldo5", .driver_data = (void *) &tps65911_regs[9] },
996 { .name = "ldo6", .driver_data = (void *) &tps65911_regs[10] },
997 { .name = "ldo7", .driver_data = (void *) &tps65911_regs[11] },
998 { .name = "ldo8", .driver_data = (void *) &tps65911_regs[12] },
Rhyland Klein67901782012-05-08 11:42:41 -0700999};
1000
1001static struct tps65910_board *tps65910_parse_dt_reg_data(
Laxman Dewangan84df8c12012-05-20 21:48:50 +05301002 struct platform_device *pdev,
1003 struct of_regulator_match **tps65910_reg_matches)
Rhyland Klein67901782012-05-08 11:42:41 -07001004{
1005 struct tps65910_board *pmic_plat_data;
1006 struct tps65910 *tps65910 = dev_get_drvdata(pdev->dev.parent);
Axel Linc92f5dd2013-01-27 21:16:56 +08001007 struct device_node *np, *regulators;
Rhyland Klein67901782012-05-08 11:42:41 -07001008 struct of_regulator_match *matches;
1009 unsigned int prop;
1010 int idx = 0, ret, count;
1011
1012 pmic_plat_data = devm_kzalloc(&pdev->dev, sizeof(*pmic_plat_data),
1013 GFP_KERNEL);
Sachin Kamatbcb2c0d2014-02-20 14:23:18 +05301014 if (!pmic_plat_data)
Rhyland Klein67901782012-05-08 11:42:41 -07001015 return NULL;
Rhyland Klein67901782012-05-08 11:42:41 -07001016
Guodong Xub8b27a42014-09-10 11:50:39 +08001017 np = pdev->dev.parent->of_node;
Laxman Dewangan4ae1ff72013-10-08 19:31:04 +05301018 regulators = of_get_child_by_name(np, "regulators");
Laxman Dewangan92ab9532012-05-20 21:48:49 +05301019 if (!regulators) {
1020 dev_err(&pdev->dev, "regulator node not found\n");
1021 return NULL;
1022 }
Rhyland Klein67901782012-05-08 11:42:41 -07001023
1024 switch (tps65910_chip_id(tps65910)) {
1025 case TPS65910:
1026 count = ARRAY_SIZE(tps65910_matches);
1027 matches = tps65910_matches;
1028 break;
1029 case TPS65911:
1030 count = ARRAY_SIZE(tps65911_matches);
1031 matches = tps65911_matches;
1032 break;
1033 default:
Axel Linc92f5dd2013-01-27 21:16:56 +08001034 of_node_put(regulators);
Laxman Dewangan7e9a57e2012-05-20 21:48:48 +05301035 dev_err(&pdev->dev, "Invalid tps chip version\n");
Rhyland Klein67901782012-05-08 11:42:41 -07001036 return NULL;
1037 }
1038
Axel Lin08337fd2013-01-24 10:31:45 +08001039 ret = of_regulator_match(&pdev->dev, regulators, matches, count);
Axel Linc92f5dd2013-01-27 21:16:56 +08001040 of_node_put(regulators);
Rhyland Klein67901782012-05-08 11:42:41 -07001041 if (ret < 0) {
1042 dev_err(&pdev->dev, "Error parsing regulator init data: %d\n",
1043 ret);
1044 return NULL;
1045 }
1046
Laxman Dewangan84df8c12012-05-20 21:48:50 +05301047 *tps65910_reg_matches = matches;
1048
Rhyland Klein67901782012-05-08 11:42:41 -07001049 for (idx = 0; idx < count; idx++) {
Axel Lin23b11342014-02-18 21:11:48 +08001050 if (!matches[idx].of_node)
Rhyland Klein67901782012-05-08 11:42:41 -07001051 continue;
1052
1053 pmic_plat_data->tps65910_pmic_init_data[idx] =
1054 matches[idx].init_data;
1055
1056 ret = of_property_read_u32(matches[idx].of_node,
1057 "ti,regulator-ext-sleep-control", &prop);
1058 if (!ret)
1059 pmic_plat_data->regulator_ext_sleep_control[idx] = prop;
Laxman Dewangan19228a62012-07-06 14:13:12 +05301060
Rhyland Klein67901782012-05-08 11:42:41 -07001061 }
1062
1063 return pmic_plat_data;
1064}
1065#else
1066static inline struct tps65910_board *tps65910_parse_dt_reg_data(
Laxman Dewangan84df8c12012-05-20 21:48:50 +05301067 struct platform_device *pdev,
1068 struct of_regulator_match **tps65910_reg_matches)
Rhyland Klein67901782012-05-08 11:42:41 -07001069{
Laxman Dewangan84df8c12012-05-20 21:48:50 +05301070 *tps65910_reg_matches = NULL;
Mark Brown74ea0e52012-06-15 19:04:33 +01001071 return NULL;
Rhyland Klein67901782012-05-08 11:42:41 -07001072}
1073#endif
1074
Bill Pembertona5023572012-11-19 13:22:22 -05001075static int tps65910_probe(struct platform_device *pdev)
Graeme Gregory518fb722011-05-02 16:20:08 -05001076{
1077 struct tps65910 *tps65910 = dev_get_drvdata(pdev->dev.parent);
Mark Brownc1727082012-04-04 00:50:22 +01001078 struct regulator_config config = { };
Jorge Eduardo Candelariaa320e3c2011-05-16 18:35:03 -05001079 struct tps_info *info;
Graeme Gregory518fb722011-05-02 16:20:08 -05001080 struct regulator_dev *rdev;
1081 struct tps65910_reg *pmic;
1082 struct tps65910_board *pmic_plat_data;
Laxman Dewangan84df8c12012-05-20 21:48:50 +05301083 struct of_regulator_match *tps65910_reg_matches = NULL;
Graeme Gregory518fb722011-05-02 16:20:08 -05001084 int i, err;
1085
1086 pmic_plat_data = dev_get_platdata(tps65910->dev);
Rhyland Klein67901782012-05-08 11:42:41 -07001087 if (!pmic_plat_data && tps65910->dev->of_node)
Laxman Dewangan84df8c12012-05-20 21:48:50 +05301088 pmic_plat_data = tps65910_parse_dt_reg_data(pdev,
1089 &tps65910_reg_matches);
Rhyland Klein67901782012-05-08 11:42:41 -07001090
Laxman Dewangan7e9a57e2012-05-20 21:48:48 +05301091 if (!pmic_plat_data) {
1092 dev_err(&pdev->dev, "Platform data not found\n");
Graeme Gregory518fb722011-05-02 16:20:08 -05001093 return -EINVAL;
Laxman Dewangan7e9a57e2012-05-20 21:48:48 +05301094 }
Graeme Gregory518fb722011-05-02 16:20:08 -05001095
Axel Lin9eb0c422012-04-11 14:40:18 +08001096 pmic = devm_kzalloc(&pdev->dev, sizeof(*pmic), GFP_KERNEL);
Sachin Kamatbcb2c0d2014-02-20 14:23:18 +05301097 if (!pmic)
Graeme Gregory518fb722011-05-02 16:20:08 -05001098 return -ENOMEM;
1099
Graeme Gregory518fb722011-05-02 16:20:08 -05001100 pmic->mfd = tps65910;
1101 platform_set_drvdata(pdev, pmic);
1102
1103 /* Give control of all register to control port */
Rhyland Klein3f7e8272012-05-08 11:42:38 -07001104 tps65910_reg_set_bits(pmic->mfd, TPS65910_DEVCTRL,
Graeme Gregory518fb722011-05-02 16:20:08 -05001105 DEVCTRL_SR_CTL_I2C_SEL_MASK);
1106
Jingoo Han4b579272013-10-14 17:53:40 +09001107 switch (tps65910_chip_id(tps65910)) {
Jorge Eduardo Candelariaa320e3c2011-05-16 18:35:03 -05001108 case TPS65910:
1109 pmic->get_ctrl_reg = &tps65910_get_ctrl_register;
Axel Lin39aa9b62011-07-11 09:57:43 +08001110 pmic->num_regulators = ARRAY_SIZE(tps65910_regs);
Laxman Dewangan1e0c66f2012-01-28 15:07:57 +05301111 pmic->ext_sleep_control = tps65910_ext_sleep_control;
Jorge Eduardo Candelariaa320e3c2011-05-16 18:35:03 -05001112 info = tps65910_regs;
Axel Lind04156b2011-07-10 21:44:09 +08001113 break;
Jorge Eduardo Candelariaa320e3c2011-05-16 18:35:03 -05001114 case TPS65911:
1115 pmic->get_ctrl_reg = &tps65911_get_ctrl_register;
Axel Lin39aa9b62011-07-11 09:57:43 +08001116 pmic->num_regulators = ARRAY_SIZE(tps65911_regs);
Laxman Dewangan1e0c66f2012-01-28 15:07:57 +05301117 pmic->ext_sleep_control = tps65911_ext_sleep_control;
Jorge Eduardo Candelariaa320e3c2011-05-16 18:35:03 -05001118 info = tps65911_regs;
Axel Lind04156b2011-07-10 21:44:09 +08001119 break;
Jorge Eduardo Candelariaa320e3c2011-05-16 18:35:03 -05001120 default:
Laxman Dewangan7e9a57e2012-05-20 21:48:48 +05301121 dev_err(&pdev->dev, "Invalid tps chip version\n");
Jorge Eduardo Candelariaa320e3c2011-05-16 18:35:03 -05001122 return -ENODEV;
1123 }
1124
Laxman Dewangan68d8c1c2012-05-19 20:04:09 +05301125 pmic->desc = devm_kzalloc(&pdev->dev, pmic->num_regulators *
Axel Lin39aa9b62011-07-11 09:57:43 +08001126 sizeof(struct regulator_desc), GFP_KERNEL);
Sachin Kamatbcb2c0d2014-02-20 14:23:18 +05301127 if (!pmic->desc)
Laxman Dewangan68d8c1c2012-05-19 20:04:09 +05301128 return -ENOMEM;
Axel Lin39aa9b62011-07-11 09:57:43 +08001129
Laxman Dewangan68d8c1c2012-05-19 20:04:09 +05301130 pmic->info = devm_kzalloc(&pdev->dev, pmic->num_regulators *
Axel Lin39aa9b62011-07-11 09:57:43 +08001131 sizeof(struct tps_info *), GFP_KERNEL);
Sachin Kamatbcb2c0d2014-02-20 14:23:18 +05301132 if (!pmic->info)
Laxman Dewangan68d8c1c2012-05-19 20:04:09 +05301133 return -ENOMEM;
Axel Lin39aa9b62011-07-11 09:57:43 +08001134
Laxman Dewangan68d8c1c2012-05-19 20:04:09 +05301135 pmic->rdev = devm_kzalloc(&pdev->dev, pmic->num_regulators *
Axel Lin39aa9b62011-07-11 09:57:43 +08001136 sizeof(struct regulator_dev *), GFP_KERNEL);
Sachin Kamatbcb2c0d2014-02-20 14:23:18 +05301137 if (!pmic->rdev)
Laxman Dewangan68d8c1c2012-05-19 20:04:09 +05301138 return -ENOMEM;
Axel Lin39aa9b62011-07-11 09:57:43 +08001139
Kyle Mannac1fc1482011-11-03 12:08:06 -05001140 for (i = 0; i < pmic->num_regulators && i < TPS65910_NUM_REGS;
1141 i++, info++) {
Graeme Gregory518fb722011-05-02 16:20:08 -05001142 /* Register the regulators */
1143 pmic->info[i] = info;
1144
1145 pmic->desc[i].name = info->name;
Laxman Dewangand2cfdb02012-07-17 11:34:06 +05301146 pmic->desc[i].supply_name = info->vin_name;
Axel Lin77fa44d2011-05-12 13:47:50 +08001147 pmic->desc[i].id = i;
Laxman Dewangan7d38a3c2012-01-20 16:36:22 +05301148 pmic->desc[i].n_voltages = info->n_voltages;
Axel Lin94f48ab2012-07-04 09:59:17 +08001149 pmic->desc[i].enable_time = info->enable_time_us;
Graeme Gregory518fb722011-05-02 16:20:08 -05001150
Jorge Eduardo Candelariaa320e3c2011-05-16 18:35:03 -05001151 if (i == TPS65910_REG_VDD1 || i == TPS65910_REG_VDD2) {
Graeme Gregory518fb722011-05-02 16:20:08 -05001152 pmic->desc[i].ops = &tps65910_ops_dcdc;
Afzal Mohammed780dc9b2011-11-08 18:54:10 +05301153 pmic->desc[i].n_voltages = VDD1_2_NUM_VOLT_FINE *
1154 VDD1_2_NUM_VOLT_COARSE;
Axel Lin01bc3a12012-06-20 22:40:10 +08001155 pmic->desc[i].ramp_delay = 12500;
Jorge Eduardo Candelariaa320e3c2011-05-16 18:35:03 -05001156 } else if (i == TPS65910_REG_VDD3) {
Axel Lin01bc3a12012-06-20 22:40:10 +08001157 if (tps65910_chip_id(tps65910) == TPS65910) {
Jorge Eduardo Candelariaa320e3c2011-05-16 18:35:03 -05001158 pmic->desc[i].ops = &tps65910_ops_vdd3;
Axel Lind9fe28f2012-06-21 18:48:00 +08001159 pmic->desc[i].volt_table = info->voltage_table;
Axel Lin01bc3a12012-06-20 22:40:10 +08001160 } else {
Jorge Eduardo Candelariaa320e3c2011-05-16 18:35:03 -05001161 pmic->desc[i].ops = &tps65910_ops_dcdc;
Axel Lin01bc3a12012-06-20 22:40:10 +08001162 pmic->desc[i].ramp_delay = 5000;
1163 }
Markus Pargmann03746dc2013-12-20 12:43:27 +01001164 } else if (i == TPS65910_REG_VBB &&
1165 tps65910_chip_id(tps65910) == TPS65910) {
1166 pmic->desc[i].ops = &tps65910_ops_vbb;
1167 pmic->desc[i].volt_table = info->voltage_table;
Jorge Eduardo Candelariaa320e3c2011-05-16 18:35:03 -05001168 } else {
Axel Lind9fe28f2012-06-21 18:48:00 +08001169 if (tps65910_chip_id(tps65910) == TPS65910) {
Jorge Eduardo Candelariaa320e3c2011-05-16 18:35:03 -05001170 pmic->desc[i].ops = &tps65910_ops;
Axel Lind9fe28f2012-06-21 18:48:00 +08001171 pmic->desc[i].volt_table = info->voltage_table;
1172 } else {
Jorge Eduardo Candelariaa320e3c2011-05-16 18:35:03 -05001173 pmic->desc[i].ops = &tps65911_ops;
Axel Lind9fe28f2012-06-21 18:48:00 +08001174 }
Jorge Eduardo Candelariaa320e3c2011-05-16 18:35:03 -05001175 }
Graeme Gregory518fb722011-05-02 16:20:08 -05001176
Laxman Dewangan1e0c66f2012-01-28 15:07:57 +05301177 err = tps65910_set_ext_sleep_config(pmic, i,
1178 pmic_plat_data->regulator_ext_sleep_control[i]);
1179 /*
1180 * Failing on regulator for configuring externally control
1181 * is not a serious issue, just throw warning.
1182 */
1183 if (err < 0)
1184 dev_warn(tps65910->dev,
1185 "Failed to initialise ext control config\n");
1186
Graeme Gregory518fb722011-05-02 16:20:08 -05001187 pmic->desc[i].type = REGULATOR_VOLTAGE;
1188 pmic->desc[i].owner = THIS_MODULE;
Axel Lina40a9c42012-04-17 14:34:46 +08001189 pmic->desc[i].enable_reg = pmic->get_ctrl_reg(i);
Axel Linb8903eb2013-12-29 17:00:20 +08001190 pmic->desc[i].enable_mask = TPS65910_SUPPLY_STATE_ENABLED;
Graeme Gregory518fb722011-05-02 16:20:08 -05001191
Mark Brownc1727082012-04-04 00:50:22 +01001192 config.dev = tps65910->dev;
Axel Lin23b11342014-02-18 21:11:48 +08001193 config.init_data = pmic_plat_data->tps65910_pmic_init_data[i];
Mark Brownc1727082012-04-04 00:50:22 +01001194 config.driver_data = pmic;
Axel Lina40a9c42012-04-17 14:34:46 +08001195 config.regmap = tps65910->regmap;
Mark Brownc1727082012-04-04 00:50:22 +01001196
Laxman Dewangan84df8c12012-05-20 21:48:50 +05301197 if (tps65910_reg_matches)
1198 config.of_node = tps65910_reg_matches[i].of_node;
Rhyland Klein67901782012-05-08 11:42:41 -07001199
Sachin Kamat95095e42013-09-04 17:17:51 +05301200 rdev = devm_regulator_register(&pdev->dev, &pmic->desc[i],
1201 &config);
Graeme Gregory518fb722011-05-02 16:20:08 -05001202 if (IS_ERR(rdev)) {
1203 dev_err(tps65910->dev,
1204 "failed to register %s regulator\n",
1205 pdev->name);
Sachin Kamat95095e42013-09-04 17:17:51 +05301206 return PTR_ERR(rdev);
Graeme Gregory518fb722011-05-02 16:20:08 -05001207 }
1208
1209 /* Save regulator for cleanup */
1210 pmic->rdev[i] = rdev;
1211 }
1212 return 0;
Graeme Gregory518fb722011-05-02 16:20:08 -05001213}
1214
Laxman Dewangan1e0c66f2012-01-28 15:07:57 +05301215static void tps65910_shutdown(struct platform_device *pdev)
1216{
1217 struct tps65910_reg *pmic = platform_get_drvdata(pdev);
1218 int i;
1219
1220 /*
1221 * Before bootloader jumps to kernel, it makes sure that required
1222 * external control signals are in desired state so that given rails
1223 * can be configure accordingly.
1224 * If rails are configured to be controlled from external control
1225 * then before shutting down/rebooting the system, the external
1226 * control configuration need to be remove from the rails so that
1227 * its output will be available as per register programming even
1228 * if external controls are removed. This is require when the POR
1229 * value of the control signals are not in active state and before
1230 * bootloader initializes it, the system requires the rail output
1231 * to be active for booting.
1232 */
1233 for (i = 0; i < pmic->num_regulators; i++) {
1234 int err;
1235 if (!pmic->rdev[i])
1236 continue;
1237
1238 err = tps65910_set_ext_sleep_config(pmic, i, 0);
1239 if (err < 0)
1240 dev_err(&pdev->dev,
1241 "Error in clearing external control\n");
1242 }
1243}
1244
Graeme Gregory518fb722011-05-02 16:20:08 -05001245static struct platform_driver tps65910_driver = {
1246 .driver = {
1247 .name = "tps65910-pmic",
Graeme Gregory518fb722011-05-02 16:20:08 -05001248 },
1249 .probe = tps65910_probe,
Laxman Dewangan1e0c66f2012-01-28 15:07:57 +05301250 .shutdown = tps65910_shutdown,
Graeme Gregory518fb722011-05-02 16:20:08 -05001251};
1252
1253static int __init tps65910_init(void)
1254{
1255 return platform_driver_register(&tps65910_driver);
1256}
1257subsys_initcall(tps65910_init);
1258
1259static void __exit tps65910_cleanup(void)
1260{
1261 platform_driver_unregister(&tps65910_driver);
1262}
1263module_exit(tps65910_cleanup);
1264
1265MODULE_AUTHOR("Graeme Gregory <gg@slimlogic.co.uk>");
Axel Linae0e6542012-02-21 10:14:55 +08001266MODULE_DESCRIPTION("TPS65910/TPS65911 voltage regulator driver");
Graeme Gregory518fb722011-05-02 16:20:08 -05001267MODULE_LICENSE("GPL v2");
1268MODULE_ALIAS("platform:tps65910-pmic");