blob: dc54602494fb1926726d5e40aacef5e342801e30 [file] [log] [blame]
Eliezer Tamira2fbb9e2007-11-15 20:09:02 +02001/* bnx2x.h: Broadcom Everest network driver.
2 *
Eliezer Tamir49d66772008-02-28 11:53:13 -08003 * Copyright (c) 2007-2008 Broadcom Corporation
Eliezer Tamira2fbb9e2007-11-15 20:09:02 +02004 *
5 * This program is free software; you can redistribute it and/or modify
6 * it under the terms of the GNU General Public License as published by
7 * the Free Software Foundation.
8 *
Eilon Greenstein24e3fce2008-06-12 14:30:28 -07009 * Maintained by: Eilon Greenstein <eilong@broadcom.com>
10 * Written by: Eliezer Tamir
Eliezer Tamira2fbb9e2007-11-15 20:09:02 +020011 * Based on code from Michael Chan's bnx2 driver
12 */
13
14#ifndef BNX2X_H
15#define BNX2X_H
16
Eilon Greenstein34f80b02008-06-23 20:33:01 -070017/* compilation time flags */
18
19/* define this to make the driver freeze on error to allow getting debug info
20 * (you will need to reboot afterwards) */
21/* #define BNX2X_STOP_ON_ERROR */
22
Eliezer Tamira2fbb9e2007-11-15 20:09:02 +020023/* error/debug prints */
24
Eilon Greenstein34f80b02008-06-23 20:33:01 -070025#define DRV_MODULE_NAME "bnx2x"
26#define PFX DRV_MODULE_NAME ": "
Eliezer Tamira2fbb9e2007-11-15 20:09:02 +020027
28/* for messages that are currently off */
Eilon Greenstein34f80b02008-06-23 20:33:01 -070029#define BNX2X_MSG_OFF 0
30#define BNX2X_MSG_MCP 0x010000 /* was: NETIF_MSG_HW */
31#define BNX2X_MSG_STATS 0x020000 /* was: NETIF_MSG_TIMER */
32#define BNX2X_MSG_NVM 0x040000 /* was: NETIF_MSG_HW */
33#define BNX2X_MSG_DMAE 0x080000 /* was: NETIF_MSG_HW */
Eliezer Tamirf1410642008-02-28 11:51:50 -080034#define BNX2X_MSG_SP 0x100000 /* was: NETIF_MSG_INTR */
35#define BNX2X_MSG_FP 0x200000 /* was: NETIF_MSG_INTR */
Eliezer Tamira2fbb9e2007-11-15 20:09:02 +020036
Eilon Greenstein34f80b02008-06-23 20:33:01 -070037#define DP_LEVEL KERN_NOTICE /* was: KERN_DEBUG */
Eliezer Tamira2fbb9e2007-11-15 20:09:02 +020038
39/* regular debug print */
40#define DP(__mask, __fmt, __args...) do { \
41 if (bp->msglevel & (__mask)) \
Eilon Greenstein34f80b02008-06-23 20:33:01 -070042 printk(DP_LEVEL "[%s:%d(%s)]" __fmt, __func__, __LINE__, \
43 bp->dev?(bp->dev->name):"?", ##__args); \
44 } while (0)
45
46/* errors debug print */
47#define BNX2X_DBG_ERR(__fmt, __args...) do { \
48 if (bp->msglevel & NETIF_MSG_PROBE) \
49 printk(KERN_ERR "[%s:%d(%s)]" __fmt, __func__, __LINE__, \
50 bp->dev?(bp->dev->name):"?", ##__args); \
Eliezer Tamira2fbb9e2007-11-15 20:09:02 +020051 } while (0)
52
53/* for errors (never masked) */
54#define BNX2X_ERR(__fmt, __args...) do { \
Eilon Greenstein34f80b02008-06-23 20:33:01 -070055 printk(KERN_ERR "[%s:%d(%s)]" __fmt, __func__, __LINE__, \
56 bp->dev?(bp->dev->name):"?", ##__args); \
Eliezer Tamirf1410642008-02-28 11:51:50 -080057 } while (0)
58
Eliezer Tamira2fbb9e2007-11-15 20:09:02 +020059/* before we have a dev->name use dev_info() */
60#define BNX2X_DEV_INFO(__fmt, __args...) do { \
61 if (bp->msglevel & NETIF_MSG_PROBE) \
62 dev_info(&bp->pdev->dev, __fmt, ##__args); \
63 } while (0)
64
65
66#ifdef BNX2X_STOP_ON_ERROR
67#define bnx2x_panic() do { \
68 bp->panic = 1; \
69 BNX2X_ERR("driver assert\n"); \
Eilon Greenstein34f80b02008-06-23 20:33:01 -070070 bnx2x_int_disable(bp); \
Eliezer Tamira2fbb9e2007-11-15 20:09:02 +020071 bnx2x_panic_dump(bp); \
72 } while (0)
73#else
74#define bnx2x_panic() do { \
75 BNX2X_ERR("driver assert\n"); \
76 bnx2x_panic_dump(bp); \
77 } while (0)
78#endif
79
80
Eilon Greenstein34f80b02008-06-23 20:33:01 -070081#ifdef NETIF_F_HW_VLAN_TX
82#define BCM_VLAN 1
83#endif
Eliezer Tamira2fbb9e2007-11-15 20:09:02 +020084
85
Eilon Greenstein34f80b02008-06-23 20:33:01 -070086#define U64_LO(x) (u32)(((u64)(x)) & 0xffffffff)
87#define U64_HI(x) (u32)(((u64)(x)) >> 32)
88#define HILO_U64(hi, lo) ((((u64)(hi)) << 32) + (lo))
Eliezer Tamira2fbb9e2007-11-15 20:09:02 +020089
Eliezer Tamira2fbb9e2007-11-15 20:09:02 +020090
Eilon Greenstein34f80b02008-06-23 20:33:01 -070091#define REG_ADDR(bp, offset) (bp->regview + offset)
92
93#define REG_RD(bp, offset) readl(REG_ADDR(bp, offset))
94#define REG_RD8(bp, offset) readb(REG_ADDR(bp, offset))
95#define REG_RD64(bp, offset) readq(REG_ADDR(bp, offset))
96
97#define REG_WR(bp, offset, val) writel((u32)val, REG_ADDR(bp, offset))
Eliezer Tamira2fbb9e2007-11-15 20:09:02 +020098#define REG_WR8(bp, offset, val) writeb((u8)val, REG_ADDR(bp, offset))
Eilon Greenstein34f80b02008-06-23 20:33:01 -070099#define REG_WR16(bp, offset, val) writew((u16)val, REG_ADDR(bp, offset))
100#define REG_WR32(bp, offset, val) REG_WR(bp, offset, val)
Eliezer Tamira2fbb9e2007-11-15 20:09:02 +0200101
Eilon Greenstein34f80b02008-06-23 20:33:01 -0700102#define REG_RD_IND(bp, offset) bnx2x_reg_rd_ind(bp, offset)
103#define REG_WR_IND(bp, offset, val) bnx2x_reg_wr_ind(bp, offset, val)
Eliezer Tamira2fbb9e2007-11-15 20:09:02 +0200104
Yaniv Rosnerc18487e2008-06-23 20:27:52 -0700105#define REG_RD_DMAE(bp, offset, valp, len32) \
106 do { \
107 bnx2x_read_dmae(bp, offset, len32);\
108 memcpy(valp, bnx2x_sp(bp, wb_data[0]), len32 * 4); \
109 } while (0)
110
Eilon Greenstein34f80b02008-06-23 20:33:01 -0700111#define REG_WR_DMAE(bp, offset, valp, len32) \
Eliezer Tamira2fbb9e2007-11-15 20:09:02 +0200112 do { \
Eilon Greenstein34f80b02008-06-23 20:33:01 -0700113 memcpy(bnx2x_sp(bp, wb_data[0]), valp, len32 * 4); \
Eliezer Tamira2fbb9e2007-11-15 20:09:02 +0200114 bnx2x_write_dmae(bp, bnx2x_sp_mapping(bp, wb_data), \
115 offset, len32); \
116 } while (0)
117
Eilon Greenstein34f80b02008-06-23 20:33:01 -0700118#define SHMEM_ADDR(bp, field) (bp->common.shmem_base + \
119 offsetof(struct shmem_region, field))
120#define SHMEM_RD(bp, field) REG_RD(bp, SHMEM_ADDR(bp, field))
121#define SHMEM_WR(bp, field, val) REG_WR(bp, SHMEM_ADDR(bp, field), val)
Eliezer Tamira2fbb9e2007-11-15 20:09:02 +0200122
123#define NIG_WR(reg, val) REG_WR(bp, reg, val)
Eilon Greenstein34f80b02008-06-23 20:33:01 -0700124#define EMAC_WR(reg, val) REG_WR(bp, emac_base + reg, val)
125#define BMAC_WR(reg, val) REG_WR(bp, GRCBASE_NIG + bmac_addr + reg, val)
Eliezer Tamira2fbb9e2007-11-15 20:09:02 +0200126
127
Eilon Greenstein34f80b02008-06-23 20:33:01 -0700128#define for_each_queue(bp, var) for (var = 0; var < bp->num_queues; var++)
Eliezer Tamira2fbb9e2007-11-15 20:09:02 +0200129
130#define for_each_nondefault_queue(bp, var) \
131 for (var = 1; var < bp->num_queues; var++)
Eilon Greenstein34f80b02008-06-23 20:33:01 -0700132#define is_multi(bp) (bp->num_queues > 1)
Eliezer Tamira2fbb9e2007-11-15 20:09:02 +0200133
134
Vladislav Zolotarov7a9b2552008-06-23 20:34:36 -0700135/* fast path */
Eliezer Tamira2fbb9e2007-11-15 20:09:02 +0200136
Eliezer Tamira2fbb9e2007-11-15 20:09:02 +0200137struct sw_rx_bd {
Eilon Greenstein34f80b02008-06-23 20:33:01 -0700138 struct sk_buff *skb;
Eliezer Tamira2fbb9e2007-11-15 20:09:02 +0200139 DECLARE_PCI_UNMAP_ADDR(mapping)
140};
141
142struct sw_tx_bd {
Eilon Greenstein34f80b02008-06-23 20:33:01 -0700143 struct sk_buff *skb;
144 u16 first_bd;
Eliezer Tamira2fbb9e2007-11-15 20:09:02 +0200145};
146
Vladislav Zolotarov7a9b2552008-06-23 20:34:36 -0700147struct sw_rx_page {
148 struct page *page;
149 DECLARE_PCI_UNMAP_ADDR(mapping)
150};
151
152
153/* MC hsi */
154#define BCM_PAGE_SHIFT 12
155#define BCM_PAGE_SIZE (1 << BCM_PAGE_SHIFT)
156#define BCM_PAGE_MASK (~(BCM_PAGE_SIZE - 1))
157#define BCM_PAGE_ALIGN(addr) (((addr) + BCM_PAGE_SIZE - 1) & BCM_PAGE_MASK)
158
159#define PAGES_PER_SGE_SHIFT 0
160#define PAGES_PER_SGE (1 << PAGES_PER_SGE_SHIFT)
161
162/* SGE ring related macros */
163#define NUM_RX_SGE_PAGES 2
164#define RX_SGE_CNT (BCM_PAGE_SIZE / sizeof(struct eth_rx_sge))
165#define MAX_RX_SGE_CNT (RX_SGE_CNT - 2)
166/* RX_SGE_CNT is promissed to be a power of 2 */
167#define RX_SGE_MASK (RX_SGE_CNT - 1)
168#define NUM_RX_SGE (RX_SGE_CNT * NUM_RX_SGE_PAGES)
169#define MAX_RX_SGE (NUM_RX_SGE - 1)
170#define NEXT_SGE_IDX(x) ((((x) & RX_SGE_MASK) == \
171 (MAX_RX_SGE_CNT - 1)) ? (x) + 3 : (x) + 1)
172#define RX_SGE(x) ((x) & MAX_RX_SGE)
173
174/* SGE producer mask related macros */
175/* Number of bits in one sge_mask array element */
176#define RX_SGE_MASK_ELEM_SZ 64
177#define RX_SGE_MASK_ELEM_SHIFT 6
178#define RX_SGE_MASK_ELEM_MASK ((u64)RX_SGE_MASK_ELEM_SZ - 1)
179
180/* Creates a bitmask of all ones in less significant bits.
181 idx - index of the most significant bit in the created mask */
182#define RX_SGE_ONES_MASK(idx) \
183 (((u64)0x1 << (((idx) & RX_SGE_MASK_ELEM_MASK) + 1)) - 1)
184#define RX_SGE_MASK_ELEM_ONE_MASK ((u64)(~0))
185
186/* Number of u64 elements in SGE mask array */
187#define RX_SGE_MASK_LEN ((NUM_RX_SGE_PAGES * RX_SGE_CNT) / \
188 RX_SGE_MASK_ELEM_SZ)
189#define RX_SGE_MASK_LEN_MASK (RX_SGE_MASK_LEN - 1)
190#define NEXT_SGE_MASK_ELEM(el) (((el) + 1) & RX_SGE_MASK_LEN_MASK)
191
192
Eliezer Tamira2fbb9e2007-11-15 20:09:02 +0200193struct bnx2x_fastpath {
194
Eilon Greenstein34f80b02008-06-23 20:33:01 -0700195 struct napi_struct napi;
Eliezer Tamira2fbb9e2007-11-15 20:09:02 +0200196
197 struct host_status_block *status_blk;
Eilon Greenstein34f80b02008-06-23 20:33:01 -0700198 dma_addr_t status_blk_mapping;
Eliezer Tamira2fbb9e2007-11-15 20:09:02 +0200199
Eilon Greenstein34f80b02008-06-23 20:33:01 -0700200 struct eth_tx_db_data *hw_tx_prods;
201 dma_addr_t tx_prods_mapping;
Eliezer Tamira2fbb9e2007-11-15 20:09:02 +0200202
Eilon Greenstein34f80b02008-06-23 20:33:01 -0700203 struct sw_tx_bd *tx_buf_ring;
Eliezer Tamira2fbb9e2007-11-15 20:09:02 +0200204
205 struct eth_tx_bd *tx_desc_ring;
Eilon Greenstein34f80b02008-06-23 20:33:01 -0700206 dma_addr_t tx_desc_mapping;
Eliezer Tamira2fbb9e2007-11-15 20:09:02 +0200207
Vladislav Zolotarov7a9b2552008-06-23 20:34:36 -0700208 struct sw_rx_bd *rx_buf_ring; /* BDs mappings ring */
209 struct sw_rx_page *rx_page_ring; /* SGE pages mappings ring */
Eliezer Tamira2fbb9e2007-11-15 20:09:02 +0200210
211 struct eth_rx_bd *rx_desc_ring;
Eilon Greenstein34f80b02008-06-23 20:33:01 -0700212 dma_addr_t rx_desc_mapping;
Eliezer Tamira2fbb9e2007-11-15 20:09:02 +0200213
214 union eth_rx_cqe *rx_comp_ring;
Eilon Greenstein34f80b02008-06-23 20:33:01 -0700215 dma_addr_t rx_comp_mapping;
Eliezer Tamira2fbb9e2007-11-15 20:09:02 +0200216
Vladislav Zolotarov7a9b2552008-06-23 20:34:36 -0700217 /* SGE ring */
218 struct eth_rx_sge *rx_sge_ring;
219 dma_addr_t rx_sge_mapping;
220
221 u64 sge_mask[RX_SGE_MASK_LEN];
222
Eilon Greenstein34f80b02008-06-23 20:33:01 -0700223 int state;
224#define BNX2X_FP_STATE_CLOSED 0
225#define BNX2X_FP_STATE_IRQ 0x80000
226#define BNX2X_FP_STATE_OPENING 0x90000
227#define BNX2X_FP_STATE_OPEN 0xa0000
228#define BNX2X_FP_STATE_HALTING 0xb0000
229#define BNX2X_FP_STATE_HALTED 0xc0000
Eliezer Tamira2fbb9e2007-11-15 20:09:02 +0200230
Eilon Greenstein34f80b02008-06-23 20:33:01 -0700231 u8 index; /* number in fp array */
232 u8 cl_id; /* eth client id */
233 u8 sb_id; /* status block number in HW */
234#define FP_IDX(fp) (fp->index)
235#define FP_CL_ID(fp) (fp->cl_id)
236#define BP_CL_ID(bp) (bp->fp[0].cl_id)
237#define FP_SB_ID(fp) (fp->sb_id)
238#define CNIC_SB_ID 0
Eliezer Tamira2fbb9e2007-11-15 20:09:02 +0200239
Eilon Greenstein34f80b02008-06-23 20:33:01 -0700240 u16 tx_pkt_prod;
241 u16 tx_pkt_cons;
242 u16 tx_bd_prod;
243 u16 tx_bd_cons;
244 u16 *tx_cons_sb;
Eliezer Tamira2fbb9e2007-11-15 20:09:02 +0200245
Eilon Greenstein34f80b02008-06-23 20:33:01 -0700246 u16 fp_c_idx;
247 u16 fp_u_idx;
Eliezer Tamira2fbb9e2007-11-15 20:09:02 +0200248
Eilon Greenstein34f80b02008-06-23 20:33:01 -0700249 u16 rx_bd_prod;
250 u16 rx_bd_cons;
251 u16 rx_comp_prod;
252 u16 rx_comp_cons;
Vladislav Zolotarov7a9b2552008-06-23 20:34:36 -0700253 u16 rx_sge_prod;
254 /* The last maximal completed SGE */
255 u16 last_max_sge;
Eilon Greenstein34f80b02008-06-23 20:33:01 -0700256 u16 *rx_cons_sb;
Vladislav Zolotarov7a9b2552008-06-23 20:34:36 -0700257 u16 *rx_bd_cons_sb;
Eliezer Tamira2fbb9e2007-11-15 20:09:02 +0200258
Eilon Greenstein34f80b02008-06-23 20:33:01 -0700259 unsigned long tx_pkt,
Eliezer Tamira2fbb9e2007-11-15 20:09:02 +0200260 rx_pkt,
Vladislav Zolotarov7a9b2552008-06-23 20:34:36 -0700261 rx_calls,
262 rx_alloc_failed;
263 /* TPA related */
264 struct sw_rx_bd tpa_pool[ETH_MAX_AGGREGATION_QUEUES_E1H];
265 u8 tpa_state[ETH_MAX_AGGREGATION_QUEUES_E1H];
266#define BNX2X_TPA_START 1
267#define BNX2X_TPA_STOP 2
268 u8 disable_tpa;
269#ifdef BNX2X_STOP_ON_ERROR
270 u64 tpa_queue_used;
271#endif
Eliezer Tamira2fbb9e2007-11-15 20:09:02 +0200272
Eilon Greenstein34f80b02008-06-23 20:33:01 -0700273 struct bnx2x *bp; /* parent */
Eliezer Tamira2fbb9e2007-11-15 20:09:02 +0200274};
275
Eilon Greenstein34f80b02008-06-23 20:33:01 -0700276#define bnx2x_fp(bp, nr, var) (bp->fp[nr].var)
Vladislav Zolotarov7a9b2552008-06-23 20:34:36 -0700277
278
279/* MC hsi */
280#define MAX_FETCH_BD 13 /* HW max BDs per packet */
281#define RX_COPY_THRESH 92
282
283#define NUM_TX_RINGS 16
284#define TX_DESC_CNT (BCM_PAGE_SIZE / sizeof(struct eth_tx_bd))
285#define MAX_TX_DESC_CNT (TX_DESC_CNT - 1)
286#define NUM_TX_BD (TX_DESC_CNT * NUM_TX_RINGS)
287#define MAX_TX_BD (NUM_TX_BD - 1)
288#define MAX_TX_AVAIL (MAX_TX_DESC_CNT * NUM_TX_RINGS - 2)
289#define NEXT_TX_IDX(x) ((((x) & MAX_TX_DESC_CNT) == \
290 (MAX_TX_DESC_CNT - 1)) ? (x) + 2 : (x) + 1)
291#define TX_BD(x) ((x) & MAX_TX_BD)
292#define TX_BD_POFF(x) ((x) & MAX_TX_DESC_CNT)
293
294/* The RX BD ring is special, each bd is 8 bytes but the last one is 16 */
295#define NUM_RX_RINGS 8
296#define RX_DESC_CNT (BCM_PAGE_SIZE / sizeof(struct eth_rx_bd))
297#define MAX_RX_DESC_CNT (RX_DESC_CNT - 2)
298#define RX_DESC_MASK (RX_DESC_CNT - 1)
299#define NUM_RX_BD (RX_DESC_CNT * NUM_RX_RINGS)
300#define MAX_RX_BD (NUM_RX_BD - 1)
301#define MAX_RX_AVAIL (MAX_RX_DESC_CNT * NUM_RX_RINGS - 2)
302#define NEXT_RX_IDX(x) ((((x) & RX_DESC_MASK) == \
303 (MAX_RX_DESC_CNT - 1)) ? (x) + 3 : (x) + 1)
304#define RX_BD(x) ((x) & MAX_RX_BD)
305
306/* As long as CQE is 4 times bigger than BD entry we have to allocate
307 4 times more pages for CQ ring in order to keep it balanced with
308 BD ring */
309#define NUM_RCQ_RINGS (NUM_RX_RINGS * 4)
310#define RCQ_DESC_CNT (BCM_PAGE_SIZE / sizeof(union eth_rx_cqe))
311#define MAX_RCQ_DESC_CNT (RCQ_DESC_CNT - 1)
312#define NUM_RCQ_BD (RCQ_DESC_CNT * NUM_RCQ_RINGS)
313#define MAX_RCQ_BD (NUM_RCQ_BD - 1)
314#define MAX_RCQ_AVAIL (MAX_RCQ_DESC_CNT * NUM_RCQ_RINGS - 2)
315#define NEXT_RCQ_IDX(x) ((((x) & MAX_RCQ_DESC_CNT) == \
316 (MAX_RCQ_DESC_CNT - 1)) ? (x) + 2 : (x) + 1)
317#define RCQ_BD(x) ((x) & MAX_RCQ_BD)
318
319
Eilon Greenstein34f80b02008-06-23 20:33:01 -0700320/* This is needed for determening of last_max */
321#define SUB_S16(a, b) (s16)((s16)(a) - (s16)(b))
322
Vladislav Zolotarov7a9b2552008-06-23 20:34:36 -0700323#define __SGE_MASK_SET_BIT(el, bit) \
324 do { \
325 el = ((el) | ((u64)0x1 << (bit))); \
326 } while (0)
327
328#define __SGE_MASK_CLEAR_BIT(el, bit) \
329 do { \
330 el = ((el) & (~((u64)0x1 << (bit)))); \
331 } while (0)
332
333#define SGE_MASK_SET_BIT(fp, idx) \
334 __SGE_MASK_SET_BIT(fp->sge_mask[(idx) >> RX_SGE_MASK_ELEM_SHIFT], \
335 ((idx) & RX_SGE_MASK_ELEM_MASK))
336
337#define SGE_MASK_CLEAR_BIT(fp, idx) \
338 __SGE_MASK_CLEAR_BIT(fp->sge_mask[(idx) >> RX_SGE_MASK_ELEM_SHIFT], \
339 ((idx) & RX_SGE_MASK_ELEM_MASK))
340
341
342/* used on a CID received from the HW */
343#define SW_CID(x) (le32_to_cpu(x) & \
344 (COMMON_RAMROD_ETH_RX_CQE_CID >> 7))
345#define CQE_CMD(x) (le32_to_cpu(x) >> \
346 COMMON_RAMROD_ETH_RX_CQE_CMD_ID_SHIFT)
347
Yitchak Gertnerbb2a0f72008-06-23 20:33:36 -0700348#define BD_UNMAP_ADDR(bd) HILO_U64(le32_to_cpu((bd)->addr_hi), \
349 le32_to_cpu((bd)->addr_lo))
350#define BD_UNMAP_LEN(bd) (le16_to_cpu((bd)->nbytes))
351
Vladislav Zolotarov7a9b2552008-06-23 20:34:36 -0700352
353#define DPM_TRIGER_TYPE 0x40
354#define DOORBELL(bp, cid, val) \
355 do { \
356 writel((u32)val, (bp)->doorbells + (BCM_PAGE_SIZE * cid) + \
357 DPM_TRIGER_TYPE); \
358 } while (0)
359
360
361/* TX CSUM helpers */
362#define SKB_CS_OFF(skb) (offsetof(struct tcphdr, check) - \
363 skb->csum_offset)
364#define SKB_CS(skb) (*(u16 *)(skb_transport_header(skb) + \
365 skb->csum_offset))
366
367#define pbd_tcp_flags(skb) (ntohl(tcp_flag_word(tcp_hdr(skb)))>>16 & 0xff)
368
369#define XMIT_PLAIN 0
370#define XMIT_CSUM_V4 0x1
371#define XMIT_CSUM_V6 0x2
372#define XMIT_CSUM_TCP 0x4
373#define XMIT_GSO_V4 0x8
374#define XMIT_GSO_V6 0x10
375
376#define XMIT_CSUM (XMIT_CSUM_V4 | XMIT_CSUM_V6)
377#define XMIT_GSO (XMIT_GSO_V4 | XMIT_GSO_V6)
378
379
Eilon Greenstein34f80b02008-06-23 20:33:01 -0700380/* stuff added to make the code fit 80Col */
381
382#define CQE_TYPE(cqe_fp_flags) ((cqe_fp_flags) & ETH_FAST_PATH_RX_CQE_TYPE)
383
Vladislav Zolotarov7a9b2552008-06-23 20:34:36 -0700384#define TPA_TYPE_START ETH_FAST_PATH_RX_CQE_START_FLG
385#define TPA_TYPE_END ETH_FAST_PATH_RX_CQE_END_FLG
386#define TPA_TYPE(cqe_fp_flags) ((cqe_fp_flags) & \
387 (TPA_TYPE_START | TPA_TYPE_END))
388
Eilon Greenstein1adcd8b2008-08-13 15:48:29 -0700389#define ETH_RX_ERROR_FALGS ETH_FAST_PATH_RX_CQE_PHY_DECODE_ERR_FLG
390
391#define BNX2X_IP_CSUM_ERR(cqe) \
392 (!((cqe)->fast_path_cqe.status_flags & \
393 ETH_FAST_PATH_RX_CQE_IP_XSUM_NO_VALIDATION_FLG) && \
394 ((cqe)->fast_path_cqe.type_error_flags & \
395 ETH_FAST_PATH_RX_CQE_IP_BAD_XSUM_FLG))
396
397#define BNX2X_L4_CSUM_ERR(cqe) \
398 (!((cqe)->fast_path_cqe.status_flags & \
399 ETH_FAST_PATH_RX_CQE_L4_XSUM_NO_VALIDATION_FLG) && \
400 ((cqe)->fast_path_cqe.type_error_flags & \
401 ETH_FAST_PATH_RX_CQE_L4_BAD_XSUM_FLG))
402
403#define BNX2X_RX_CSUM_OK(cqe) \
404 (!(BNX2X_L4_CSUM_ERR(cqe) || BNX2X_IP_CSUM_ERR(cqe)))
Vladislav Zolotarov7a9b2552008-06-23 20:34:36 -0700405
406#define BNX2X_RX_SUM_FIX(cqe) \
407 ((le16_to_cpu(cqe->fast_path_cqe.pars_flags.flags) & \
408 PARSING_FLAGS_OVER_ETHERNET_PROTOCOL) == \
409 (1 << PARSING_FLAGS_OVER_ETHERNET_PROTOCOL_SHIFT))
410
Eliezer Tamira2fbb9e2007-11-15 20:09:02 +0200411
Yitchak Gertnerbb2a0f72008-06-23 20:33:36 -0700412#define FP_USB_FUNC_OFF (2 + 2*HC_USTORM_SB_NUM_INDICES)
413#define FP_CSB_FUNC_OFF (2 + 2*HC_CSTORM_SB_NUM_INDICES)
414
Eilon Greenstein34f80b02008-06-23 20:33:01 -0700415#define U_SB_ETH_RX_CQ_INDEX HC_INDEX_U_ETH_RX_CQ_CONS
416#define U_SB_ETH_RX_BD_INDEX HC_INDEX_U_ETH_RX_BD_CONS
417#define C_SB_ETH_TX_CQ_INDEX HC_INDEX_C_ETH_TX_CQ_CONS
Eliezer Tamira2fbb9e2007-11-15 20:09:02 +0200418
Eilon Greenstein34f80b02008-06-23 20:33:01 -0700419#define BNX2X_RX_SB_INDEX \
420 (&fp->status_blk->u_status_block.index_values[U_SB_ETH_RX_CQ_INDEX])
Eliezer Tamira2fbb9e2007-11-15 20:09:02 +0200421
Eilon Greenstein34f80b02008-06-23 20:33:01 -0700422#define BNX2X_RX_SB_BD_INDEX \
423 (&fp->status_blk->u_status_block.index_values[U_SB_ETH_RX_BD_INDEX])
Eliezer Tamira2fbb9e2007-11-15 20:09:02 +0200424
Eilon Greenstein34f80b02008-06-23 20:33:01 -0700425#define BNX2X_RX_SB_INDEX_NUM \
426 (((U_SB_ETH_RX_CQ_INDEX << \
427 USTORM_ETH_ST_CONTEXT_CONFIG_CQE_SB_INDEX_NUMBER_SHIFT) & \
428 USTORM_ETH_ST_CONTEXT_CONFIG_CQE_SB_INDEX_NUMBER) | \
429 ((U_SB_ETH_RX_BD_INDEX << \
430 USTORM_ETH_ST_CONTEXT_CONFIG_BD_SB_INDEX_NUMBER_SHIFT) & \
431 USTORM_ETH_ST_CONTEXT_CONFIG_BD_SB_INDEX_NUMBER))
Eliezer Tamira2fbb9e2007-11-15 20:09:02 +0200432
Eilon Greenstein34f80b02008-06-23 20:33:01 -0700433#define BNX2X_TX_SB_INDEX \
434 (&fp->status_blk->c_status_block.index_values[C_SB_ETH_TX_CQ_INDEX])
Eliezer Tamira2fbb9e2007-11-15 20:09:02 +0200435
Vladislav Zolotarov7a9b2552008-06-23 20:34:36 -0700436
437/* end of fast path */
438
Eilon Greenstein34f80b02008-06-23 20:33:01 -0700439/* common */
Eliezer Tamira2fbb9e2007-11-15 20:09:02 +0200440
Eilon Greenstein34f80b02008-06-23 20:33:01 -0700441struct bnx2x_common {
Eliezer Tamira2fbb9e2007-11-15 20:09:02 +0200442
Eilon Greensteinad8d3942008-06-23 20:29:02 -0700443 u32 chip_id;
Eliezer Tamira2fbb9e2007-11-15 20:09:02 +0200444/* chip num:16-31, rev:12-15, metal:4-11, bond_id:0-3 */
Eilon Greenstein34f80b02008-06-23 20:33:01 -0700445#define CHIP_ID(bp) (bp->common.chip_id & 0xfffffff0)
Eliezer Tamira2fbb9e2007-11-15 20:09:02 +0200446
Eilon Greenstein34f80b02008-06-23 20:33:01 -0700447#define CHIP_NUM(bp) (bp->common.chip_id >> 16)
Eilon Greensteinad8d3942008-06-23 20:29:02 -0700448#define CHIP_NUM_57710 0x164e
449#define CHIP_NUM_57711 0x164f
450#define CHIP_NUM_57711E 0x1650
451#define CHIP_IS_E1(bp) (CHIP_NUM(bp) == CHIP_NUM_57710)
452#define CHIP_IS_57711(bp) (CHIP_NUM(bp) == CHIP_NUM_57711)
453#define CHIP_IS_57711E(bp) (CHIP_NUM(bp) == CHIP_NUM_57711E)
454#define CHIP_IS_E1H(bp) (CHIP_IS_57711(bp) || \
455 CHIP_IS_57711E(bp))
456#define IS_E1H_OFFSET CHIP_IS_E1H(bp)
Eliezer Tamira2fbb9e2007-11-15 20:09:02 +0200457
Eilon Greenstein34f80b02008-06-23 20:33:01 -0700458#define CHIP_REV(bp) (bp->common.chip_id & 0x0000f000)
Eilon Greensteinad8d3942008-06-23 20:29:02 -0700459#define CHIP_REV_Ax 0x00000000
460/* assume maximum 5 revisions */
461#define CHIP_REV_IS_SLOW(bp) (CHIP_REV(bp) > 0x00005000)
462/* Emul versions are A=>0xe, B=>0xc, C=>0xa, D=>8, E=>6 */
463#define CHIP_REV_IS_EMUL(bp) ((CHIP_REV_IS_SLOW(bp)) && \
464 !(CHIP_REV(bp) & 0x00001000))
465/* FPGA versions are A=>0xf, B=>0xd, C=>0xb, D=>9, E=>7 */
466#define CHIP_REV_IS_FPGA(bp) ((CHIP_REV_IS_SLOW(bp)) && \
467 (CHIP_REV(bp) & 0x00001000))
Eliezer Tamira2fbb9e2007-11-15 20:09:02 +0200468
Eilon Greensteinad8d3942008-06-23 20:29:02 -0700469#define CHIP_TIME(bp) ((CHIP_REV_IS_EMUL(bp)) ? 2000 : \
470 ((CHIP_REV_IS_FPGA(bp)) ? 200 : 1))
471
Eilon Greenstein34f80b02008-06-23 20:33:01 -0700472#define CHIP_METAL(bp) (bp->common.chip_id & 0x00000ff0)
473#define CHIP_BOND_ID(bp) (bp->common.chip_id & 0x0000000f)
Eliezer Tamira2fbb9e2007-11-15 20:09:02 +0200474
Eilon Greenstein34f80b02008-06-23 20:33:01 -0700475 int flash_size;
476#define NVRAM_1MB_SIZE 0x20000 /* 1M bit in bytes */
477#define NVRAM_TIMEOUT_COUNT 30000
478#define NVRAM_PAGE_SIZE 256
Eliezer Tamira2fbb9e2007-11-15 20:09:02 +0200479
Eilon Greenstein34f80b02008-06-23 20:33:01 -0700480 u32 shmem_base;
481
482 u32 hw_config;
Eliezer Tamirf1410642008-02-28 11:51:50 -0800483 u32 board;
Eliezer Tamira2fbb9e2007-11-15 20:09:02 +0200484
Eilon Greenstein34f80b02008-06-23 20:33:01 -0700485 u32 bc_ver;
Eliezer Tamira2fbb9e2007-11-15 20:09:02 +0200486
Eilon Greenstein34f80b02008-06-23 20:33:01 -0700487 char *name;
488};
489
490
491/* end of common */
492
493/* port */
494
Yitchak Gertnerbb2a0f72008-06-23 20:33:36 -0700495struct nig_stats {
496 u32 brb_discard;
497 u32 brb_packet;
498 u32 brb_truncate;
499 u32 flow_ctrl_discard;
500 u32 flow_ctrl_octets;
501 u32 flow_ctrl_packet;
502 u32 mng_discard;
503 u32 mng_octet_inp;
504 u32 mng_octet_out;
505 u32 mng_packet_inp;
506 u32 mng_packet_out;
507 u32 pbf_octets;
508 u32 pbf_packet;
509 u32 safc_inp;
510 u32 egress_mac_pkt0_lo;
511 u32 egress_mac_pkt0_hi;
512 u32 egress_mac_pkt1_lo;
513 u32 egress_mac_pkt1_hi;
514};
515
Eilon Greenstein34f80b02008-06-23 20:33:01 -0700516struct bnx2x_port {
517 u32 pmf;
Eliezer Tamira2fbb9e2007-11-15 20:09:02 +0200518
Yaniv Rosnerc18487e2008-06-23 20:27:52 -0700519 u32 link_config;
Eliezer Tamira2fbb9e2007-11-15 20:09:02 +0200520
Eilon Greenstein34f80b02008-06-23 20:33:01 -0700521 u32 supported;
Eliezer Tamira2fbb9e2007-11-15 20:09:02 +0200522/* link settings - missing defines */
Eilon Greenstein34f80b02008-06-23 20:33:01 -0700523#define SUPPORTED_2500baseX_Full (1 << 15)
Eliezer Tamira2fbb9e2007-11-15 20:09:02 +0200524
Eilon Greenstein34f80b02008-06-23 20:33:01 -0700525 u32 advertising;
526/* link settings - missing defines */
527#define ADVERTISED_2500baseX_Full (1 << 15)
528
529 u32 phy_addr;
Yaniv Rosnerc18487e2008-06-23 20:27:52 -0700530
531 /* used to synchronize phy accesses */
532 struct mutex phy_mutex;
533
Eilon Greenstein34f80b02008-06-23 20:33:01 -0700534 u32 port_stx;
535
536 struct nig_stats old_nig_stats;
537};
538
539/* end of port */
540
Yitchak Gertnerbb2a0f72008-06-23 20:33:36 -0700541
542enum bnx2x_stats_event {
543 STATS_EVENT_PMF = 0,
544 STATS_EVENT_LINK_UP,
545 STATS_EVENT_UPDATE,
546 STATS_EVENT_STOP,
547 STATS_EVENT_MAX
548};
549
550enum bnx2x_stats_state {
551 STATS_STATE_DISABLED = 0,
552 STATS_STATE_ENABLED,
553 STATS_STATE_MAX
554};
555
556struct bnx2x_eth_stats {
557 u32 total_bytes_received_hi;
558 u32 total_bytes_received_lo;
559 u32 total_bytes_transmitted_hi;
560 u32 total_bytes_transmitted_lo;
561 u32 total_unicast_packets_received_hi;
562 u32 total_unicast_packets_received_lo;
563 u32 total_multicast_packets_received_hi;
564 u32 total_multicast_packets_received_lo;
565 u32 total_broadcast_packets_received_hi;
566 u32 total_broadcast_packets_received_lo;
567 u32 total_unicast_packets_transmitted_hi;
568 u32 total_unicast_packets_transmitted_lo;
569 u32 total_multicast_packets_transmitted_hi;
570 u32 total_multicast_packets_transmitted_lo;
571 u32 total_broadcast_packets_transmitted_hi;
572 u32 total_broadcast_packets_transmitted_lo;
573 u32 valid_bytes_received_hi;
574 u32 valid_bytes_received_lo;
575
576 u32 error_bytes_received_hi;
577 u32 error_bytes_received_lo;
578
579 u32 rx_stat_ifhcinbadoctets_hi;
580 u32 rx_stat_ifhcinbadoctets_lo;
581 u32 tx_stat_ifhcoutbadoctets_hi;
582 u32 tx_stat_ifhcoutbadoctets_lo;
583 u32 rx_stat_dot3statsfcserrors_hi;
584 u32 rx_stat_dot3statsfcserrors_lo;
585 u32 rx_stat_dot3statsalignmenterrors_hi;
586 u32 rx_stat_dot3statsalignmenterrors_lo;
587 u32 rx_stat_dot3statscarriersenseerrors_hi;
588 u32 rx_stat_dot3statscarriersenseerrors_lo;
589 u32 rx_stat_falsecarriererrors_hi;
590 u32 rx_stat_falsecarriererrors_lo;
591 u32 rx_stat_etherstatsundersizepkts_hi;
592 u32 rx_stat_etherstatsundersizepkts_lo;
593 u32 rx_stat_dot3statsframestoolong_hi;
594 u32 rx_stat_dot3statsframestoolong_lo;
595 u32 rx_stat_etherstatsfragments_hi;
596 u32 rx_stat_etherstatsfragments_lo;
597 u32 rx_stat_etherstatsjabbers_hi;
598 u32 rx_stat_etherstatsjabbers_lo;
599 u32 rx_stat_maccontrolframesreceived_hi;
600 u32 rx_stat_maccontrolframesreceived_lo;
601 u32 rx_stat_bmac_xpf_hi;
602 u32 rx_stat_bmac_xpf_lo;
603 u32 rx_stat_bmac_xcf_hi;
604 u32 rx_stat_bmac_xcf_lo;
605 u32 rx_stat_xoffstateentered_hi;
606 u32 rx_stat_xoffstateentered_lo;
607 u32 rx_stat_xonpauseframesreceived_hi;
608 u32 rx_stat_xonpauseframesreceived_lo;
609 u32 rx_stat_xoffpauseframesreceived_hi;
610 u32 rx_stat_xoffpauseframesreceived_lo;
611 u32 tx_stat_outxonsent_hi;
612 u32 tx_stat_outxonsent_lo;
613 u32 tx_stat_outxoffsent_hi;
614 u32 tx_stat_outxoffsent_lo;
615 u32 tx_stat_flowcontroldone_hi;
616 u32 tx_stat_flowcontroldone_lo;
617 u32 tx_stat_etherstatscollisions_hi;
618 u32 tx_stat_etherstatscollisions_lo;
619 u32 tx_stat_dot3statssinglecollisionframes_hi;
620 u32 tx_stat_dot3statssinglecollisionframes_lo;
621 u32 tx_stat_dot3statsmultiplecollisionframes_hi;
622 u32 tx_stat_dot3statsmultiplecollisionframes_lo;
623 u32 tx_stat_dot3statsdeferredtransmissions_hi;
624 u32 tx_stat_dot3statsdeferredtransmissions_lo;
625 u32 tx_stat_dot3statsexcessivecollisions_hi;
626 u32 tx_stat_dot3statsexcessivecollisions_lo;
627 u32 tx_stat_dot3statslatecollisions_hi;
628 u32 tx_stat_dot3statslatecollisions_lo;
629 u32 tx_stat_etherstatspkts64octets_hi;
630 u32 tx_stat_etherstatspkts64octets_lo;
631 u32 tx_stat_etherstatspkts65octetsto127octets_hi;
632 u32 tx_stat_etherstatspkts65octetsto127octets_lo;
633 u32 tx_stat_etherstatspkts128octetsto255octets_hi;
634 u32 tx_stat_etherstatspkts128octetsto255octets_lo;
635 u32 tx_stat_etherstatspkts256octetsto511octets_hi;
636 u32 tx_stat_etherstatspkts256octetsto511octets_lo;
637 u32 tx_stat_etherstatspkts512octetsto1023octets_hi;
638 u32 tx_stat_etherstatspkts512octetsto1023octets_lo;
639 u32 tx_stat_etherstatspkts1024octetsto1522octets_hi;
640 u32 tx_stat_etherstatspkts1024octetsto1522octets_lo;
641 u32 tx_stat_etherstatspktsover1522octets_hi;
642 u32 tx_stat_etherstatspktsover1522octets_lo;
643 u32 tx_stat_bmac_2047_hi;
644 u32 tx_stat_bmac_2047_lo;
645 u32 tx_stat_bmac_4095_hi;
646 u32 tx_stat_bmac_4095_lo;
647 u32 tx_stat_bmac_9216_hi;
648 u32 tx_stat_bmac_9216_lo;
649 u32 tx_stat_bmac_16383_hi;
650 u32 tx_stat_bmac_16383_lo;
651 u32 tx_stat_dot3statsinternalmactransmiterrors_hi;
652 u32 tx_stat_dot3statsinternalmactransmiterrors_lo;
653 u32 tx_stat_bmac_ufl_hi;
654 u32 tx_stat_bmac_ufl_lo;
655
656 u32 brb_drop_hi;
657 u32 brb_drop_lo;
658
659 u32 jabber_packets_received;
660
661 u32 etherstatspkts1024octetsto1522octets_hi;
662 u32 etherstatspkts1024octetsto1522octets_lo;
663 u32 etherstatspktsover1522octets_hi;
664 u32 etherstatspktsover1522octets_lo;
665
666 u32 no_buff_discard;
667
668 u32 mac_filter_discard;
669 u32 xxoverflow_discard;
670 u32 brb_truncate_discard;
671 u32 mac_discard;
672
673 u32 driver_xoff;
674};
675
676#define STATS_OFFSET32(stat_name) \
677 (offsetof(struct bnx2x_eth_stats, stat_name) / 4)
678
Eilon Greenstein34f80b02008-06-23 20:33:01 -0700679
680#ifdef BNX2X_MULTI
681#define MAX_CONTEXT 16
682#else
683#define MAX_CONTEXT 1
684#endif
685
686union cdu_context {
687 struct eth_context eth;
688 char pad[1024];
689};
690
Yitchak Gertnerbb2a0f72008-06-23 20:33:36 -0700691#define MAX_DMAE_C 8
Eilon Greenstein34f80b02008-06-23 20:33:01 -0700692
693/* DMA memory not used in fastpath */
694struct bnx2x_slowpath {
695 union cdu_context context[MAX_CONTEXT];
696 struct eth_stats_query fw_stats;
697 struct mac_configuration_cmd mac_config;
698 struct mac_configuration_cmd mcast_config;
699
700 /* used by dmae command executer */
701 struct dmae_command dmae[MAX_DMAE_C];
702
Yitchak Gertnerbb2a0f72008-06-23 20:33:36 -0700703 u32 stats_comp;
704 union mac_stats mac_stats;
705 struct nig_stats nig_stats;
706 struct host_port_stats port_stats;
707 struct host_func_stats func_stats;
Eilon Greenstein34f80b02008-06-23 20:33:01 -0700708
709 u32 wb_comp;
Eilon Greenstein34f80b02008-06-23 20:33:01 -0700710 u32 wb_data[4];
711};
712
713#define bnx2x_sp(bp, var) (&bp->slowpath->var)
714#define bnx2x_sp_mapping(bp, var) \
715 (bp->slowpath_mapping + offsetof(struct bnx2x_slowpath, var))
Eliezer Tamira2fbb9e2007-11-15 20:09:02 +0200716
Eliezer Tamira2fbb9e2007-11-15 20:09:02 +0200717
Eilon Greenstein34f80b02008-06-23 20:33:01 -0700718/* attn group wiring */
719#define MAX_DYNAMIC_ATTN_GRPS 8
Eliezer Tamira2fbb9e2007-11-15 20:09:02 +0200720
Eilon Greenstein34f80b02008-06-23 20:33:01 -0700721struct attn_route {
722 u32 sig[4];
723};
Eliezer Tamira2fbb9e2007-11-15 20:09:02 +0200724
Eilon Greenstein34f80b02008-06-23 20:33:01 -0700725struct bnx2x {
726 /* Fields used in the tx and intr/napi performance paths
727 * are grouped together in the beginning of the structure
728 */
729 struct bnx2x_fastpath fp[MAX_CONTEXT];
730 void __iomem *regview;
731 void __iomem *doorbells;
732#define BNX2X_DB_SIZE (16*2048)
Eliezer Tamira2fbb9e2007-11-15 20:09:02 +0200733
Eilon Greenstein34f80b02008-06-23 20:33:01 -0700734 struct net_device *dev;
735 struct pci_dev *pdev;
736
737 atomic_t intr_sem;
Vladislav Zolotarov7a9b2552008-06-23 20:34:36 -0700738 struct msix_entry msix_table[MAX_CONTEXT+1];
Eilon Greenstein34f80b02008-06-23 20:33:01 -0700739
740 int tx_ring_size;
741
742#ifdef BCM_VLAN
743 struct vlan_group *vlgrp;
744#endif
745
746 u32 rx_csum;
747 u32 rx_offset;
748 u32 rx_buf_use_size; /* useable size */
749 u32 rx_buf_size; /* with alignment */
750#define ETH_OVREHEAD (ETH_HLEN + 8) /* 8 for CRC + VLAN */
751#define ETH_MIN_PACKET_SIZE 60
752#define ETH_MAX_PACKET_SIZE 1500
753#define ETH_MAX_JUMBO_PACKET_SIZE 9600
754
755 struct host_def_status_block *def_status_blk;
756#define DEF_SB_ID 16
757 u16 def_c_idx;
758 u16 def_u_idx;
759 u16 def_x_idx;
760 u16 def_t_idx;
761 u16 def_att_idx;
762 u32 attn_state;
763 struct attn_route attn_group[MAX_DYNAMIC_ATTN_GRPS];
764 u32 aeu_mask;
765 u32 nig_mask;
766
767 /* slow path ring */
768 struct eth_spe *spq;
769 dma_addr_t spq_mapping;
770 u16 spq_prod_idx;
771 struct eth_spe *spq_prod_bd;
772 struct eth_spe *spq_last_bd;
773 u16 *dsb_sp_prod;
774 u16 spq_left; /* serialize spq */
775 /* used to synchronize spq accesses */
776 spinlock_t spq_lock;
777
Yitchak Gertnerbb2a0f72008-06-23 20:33:36 -0700778 /* Flags for marking that there is a STAT_QUERY or
779 SET_MAC ramrod pending */
780 u8 stats_pending;
781 u8 set_mac_pending;
Eilon Greenstein34f80b02008-06-23 20:33:01 -0700782
783 /* End of fileds used in the performance code paths */
784
785 int panic;
786 int msglevel;
787
788 u32 flags;
789#define PCIX_FLAG 1
790#define PCI_32BIT_FLAG 2
791#define ONE_TDMA_FLAG 4 /* no longer used */
792#define NO_WOL_FLAG 8
793#define USING_DAC_FLAG 0x10
794#define USING_MSIX_FLAG 0x20
795#define ASF_ENABLE_FLAG 0x40
Vladislav Zolotarov7a9b2552008-06-23 20:34:36 -0700796#define TPA_ENABLE_FLAG 0x80
Eilon Greenstein34f80b02008-06-23 20:33:01 -0700797#define NO_MCP_FLAG 0x100
798#define BP_NOMCP(bp) (bp->flags & NO_MCP_FLAG)
799
800 int func;
801#define BP_PORT(bp) (bp->func % PORT_MAX)
802#define BP_FUNC(bp) (bp->func)
803#define BP_E1HVN(bp) (bp->func >> 1)
804#define BP_L_ID(bp) (BP_E1HVN(bp) << 2)
805/* assorted E1HVN */
806#define IS_E1HMF(bp) (bp->e1hmf != 0)
807#define BP_MAX_QUEUES(bp) (IS_E1HMF(bp) ? 4 : 16)
808
809 int pm_cap;
810 int pcie_cap;
811
812 struct work_struct sp_task;
813 struct work_struct reset_task;
814
815 struct timer_list timer;
816 int timer_interval;
817 int current_interval;
818
819 u16 fw_seq;
820 u16 fw_drv_pulse_wr_seq;
821 u32 func_stx;
822
823 struct link_params link_params;
824 struct link_vars link_vars;
825
826 struct bnx2x_common common;
827 struct bnx2x_port port;
828
829 u32 mf_config;
830 u16 e1hov;
831 u8 e1hmf;
Eliezer Tamira2fbb9e2007-11-15 20:09:02 +0200832
Eliezer Tamirf1410642008-02-28 11:51:50 -0800833 u8 wol;
834
Eilon Greenstein34f80b02008-06-23 20:33:01 -0700835 int rx_ring_size;
Eliezer Tamira2fbb9e2007-11-15 20:09:02 +0200836
Eilon Greenstein34f80b02008-06-23 20:33:01 -0700837 u16 tx_quick_cons_trip_int;
838 u16 tx_quick_cons_trip;
839 u16 tx_ticks_int;
840 u16 tx_ticks;
Eliezer Tamira2fbb9e2007-11-15 20:09:02 +0200841
Eilon Greenstein34f80b02008-06-23 20:33:01 -0700842 u16 rx_quick_cons_trip_int;
843 u16 rx_quick_cons_trip;
844 u16 rx_ticks_int;
845 u16 rx_ticks;
Eliezer Tamira2fbb9e2007-11-15 20:09:02 +0200846
Eilon Greenstein34f80b02008-06-23 20:33:01 -0700847 u32 stats_ticks;
848 u32 lin_cnt;
Eliezer Tamira2fbb9e2007-11-15 20:09:02 +0200849
Eilon Greenstein34f80b02008-06-23 20:33:01 -0700850 int state;
851#define BNX2X_STATE_CLOSED 0x0
852#define BNX2X_STATE_OPENING_WAIT4_LOAD 0x1000
853#define BNX2X_STATE_OPENING_WAIT4_PORT 0x2000
Eliezer Tamira2fbb9e2007-11-15 20:09:02 +0200854#define BNX2X_STATE_OPEN 0x3000
Eilon Greenstein34f80b02008-06-23 20:33:01 -0700855#define BNX2X_STATE_CLOSING_WAIT4_HALT 0x4000
Eliezer Tamira2fbb9e2007-11-15 20:09:02 +0200856#define BNX2X_STATE_CLOSING_WAIT4_DELETE 0x5000
857#define BNX2X_STATE_CLOSING_WAIT4_UNLOAD 0x6000
Eilon Greenstein34f80b02008-06-23 20:33:01 -0700858#define BNX2X_STATE_DISABLED 0xd000
859#define BNX2X_STATE_DIAG 0xe000
860#define BNX2X_STATE_ERROR 0xf000
Eliezer Tamira2fbb9e2007-11-15 20:09:02 +0200861
Eilon Greenstein34f80b02008-06-23 20:33:01 -0700862 int num_queues;
Eliezer Tamira2fbb9e2007-11-15 20:09:02 +0200863
Eilon Greenstein34f80b02008-06-23 20:33:01 -0700864 u32 rx_mode;
865#define BNX2X_RX_MODE_NONE 0
866#define BNX2X_RX_MODE_NORMAL 1
867#define BNX2X_RX_MODE_ALLMULTI 2
868#define BNX2X_RX_MODE_PROMISC 3
869#define BNX2X_MAX_MULTICAST 64
870#define BNX2X_MAX_EMUL_MULTI 16
Eliezer Tamira2fbb9e2007-11-15 20:09:02 +0200871
Eilon Greenstein34f80b02008-06-23 20:33:01 -0700872 dma_addr_t def_status_blk_mapping;
Eliezer Tamira2fbb9e2007-11-15 20:09:02 +0200873
Eilon Greenstein34f80b02008-06-23 20:33:01 -0700874 struct bnx2x_slowpath *slowpath;
875 dma_addr_t slowpath_mapping;
Eliezer Tamira2fbb9e2007-11-15 20:09:02 +0200876
877#ifdef BCM_ISCSI
878 void *t1;
879 dma_addr_t t1_mapping;
880 void *t2;
881 dma_addr_t t2_mapping;
882 void *timers;
883 dma_addr_t timers_mapping;
884 void *qm;
885 dma_addr_t qm_mapping;
886#endif
887
Eilon Greensteinad8d3942008-06-23 20:29:02 -0700888 int dmae_ready;
889 /* used to synchronize dmae accesses */
890 struct mutex dmae_mutex;
891 struct dmae_command init_dmae;
892
Yitchak Gertnerbb2a0f72008-06-23 20:33:36 -0700893 /* used to synchronize stats collecting */
894 int stats_state;
895 /* used by dmae command loader */
896 struct dmae_command stats_dmae;
897 int executer_idx;
Eilon Greensteinad8d3942008-06-23 20:29:02 -0700898
Yitchak Gertnerbb2a0f72008-06-23 20:33:36 -0700899 u16 stats_counter;
Eliezer Tamira2fbb9e2007-11-15 20:09:02 +0200900 struct tstorm_per_client_stats old_tclient;
Yitchak Gertnerbb2a0f72008-06-23 20:33:36 -0700901 struct xstorm_per_client_stats old_xclient;
902 struct bnx2x_eth_stats eth_stats;
903
904 struct z_stream_s *strm;
905 void *gunzip_buf;
906 dma_addr_t gunzip_mapping;
907 int gunzip_outlen;
Eilon Greensteinad8d3942008-06-23 20:29:02 -0700908#define FW_BUF_SIZE 0x8000
Eliezer Tamira2fbb9e2007-11-15 20:09:02 +0200909
910};
911
912
Yaniv Rosnerc18487e2008-06-23 20:27:52 -0700913void bnx2x_read_dmae(struct bnx2x *bp, u32 src_addr, u32 len32);
914void bnx2x_write_dmae(struct bnx2x *bp, dma_addr_t dma_addr, u32 dst_addr,
915 u32 len32);
916int bnx2x_set_gpio(struct bnx2x *bp, int gpio_num, u32 mode);
917
Eilon Greenstein34f80b02008-06-23 20:33:01 -0700918static inline u32 reg_poll(struct bnx2x *bp, u32 reg, u32 expected, int ms,
919 int wait)
920{
921 u32 val;
922
923 do {
924 val = REG_RD(bp, reg);
925 if (val == expected)
926 break;
927 ms -= wait;
928 msleep(wait);
929
930 } while (ms > 0);
931
932 return val;
933}
934
935
936/* load/unload mode */
937#define LOAD_NORMAL 0
938#define LOAD_OPEN 1
939#define LOAD_DIAG 2
940#define UNLOAD_NORMAL 0
941#define UNLOAD_CLOSE 1
942
Yitchak Gertnerbb2a0f72008-06-23 20:33:36 -0700943
Eilon Greensteinad8d3942008-06-23 20:29:02 -0700944/* DMAE command defines */
945#define DMAE_CMD_SRC_PCI 0
946#define DMAE_CMD_SRC_GRC DMAE_COMMAND_SRC
947
948#define DMAE_CMD_DST_PCI (1 << DMAE_COMMAND_DST_SHIFT)
949#define DMAE_CMD_DST_GRC (2 << DMAE_COMMAND_DST_SHIFT)
950
951#define DMAE_CMD_C_DST_PCI 0
952#define DMAE_CMD_C_DST_GRC (1 << DMAE_COMMAND_C_DST_SHIFT)
953
954#define DMAE_CMD_C_ENABLE DMAE_COMMAND_C_TYPE_ENABLE
955
956#define DMAE_CMD_ENDIANITY_NO_SWAP (0 << DMAE_COMMAND_ENDIANITY_SHIFT)
957#define DMAE_CMD_ENDIANITY_B_SWAP (1 << DMAE_COMMAND_ENDIANITY_SHIFT)
958#define DMAE_CMD_ENDIANITY_DW_SWAP (2 << DMAE_COMMAND_ENDIANITY_SHIFT)
959#define DMAE_CMD_ENDIANITY_B_DW_SWAP (3 << DMAE_COMMAND_ENDIANITY_SHIFT)
960
961#define DMAE_CMD_PORT_0 0
962#define DMAE_CMD_PORT_1 DMAE_COMMAND_PORT
963
964#define DMAE_CMD_SRC_RESET DMAE_COMMAND_SRC_RESET
965#define DMAE_CMD_DST_RESET DMAE_COMMAND_DST_RESET
966#define DMAE_CMD_E1HVN_SHIFT DMAE_COMMAND_E1HVN_SHIFT
967
968#define DMAE_LEN32_RD_MAX 0x80
969#define DMAE_LEN32_WR_MAX 0x400
970
971#define DMAE_COMP_VAL 0xe0d0d0ae
972
973#define MAX_DMAE_C_PER_PORT 8
974#define INIT_DMAE_C(bp) (BP_PORT(bp)*MAX_DMAE_C_PER_PORT + \
975 BP_E1HVN(bp))
976#define PMF_DMAE_C(bp) (BP_PORT(bp)*MAX_DMAE_C_PER_PORT + \
977 E1HVN_MAX)
978
979
Eliezer Tamir25047952008-02-28 11:50:16 -0800980/* PCIE link and speed */
981#define PCICFG_LINK_WIDTH 0x1f00000
982#define PCICFG_LINK_WIDTH_SHIFT 20
983#define PCICFG_LINK_SPEED 0xf0000
984#define PCICFG_LINK_SPEED_SHIFT 16
Eliezer Tamira2fbb9e2007-11-15 20:09:02 +0200985
Yitchak Gertnerbb2a0f72008-06-23 20:33:36 -0700986
987#define BNX2X_NUM_STATS 39
988#define BNX2X_NUM_TESTS 8
989
990#define BNX2X_MAC_LOOPBACK 0
991#define BNX2X_PHY_LOOPBACK 1
992#define BNX2X_MAC_LOOPBACK_FAILED 1
993#define BNX2X_PHY_LOOPBACK_FAILED 2
994#define BNX2X_LOOPBACK_FAILED (BNX2X_MAC_LOOPBACK_FAILED | \
995 BNX2X_PHY_LOOPBACK_FAILED)
Eliezer Tamir96fc1782008-02-28 11:57:55 -0800996
Vladislav Zolotarov7a9b2552008-06-23 20:34:36 -0700997
998#define STROM_ASSERT_ARRAY_SIZE 50
999
Eliezer Tamir96fc1782008-02-28 11:57:55 -08001000
Eilon Greenstein34f80b02008-06-23 20:33:01 -07001001/* must be used on a CID before placing it on a HW ring */
Vladislav Zolotarov7a9b2552008-06-23 20:34:36 -07001002#define HW_CID(bp, x) ((BP_PORT(bp) << 23) | (BP_E1HVN(bp) << 17) | x)
Eliezer Tamira2fbb9e2007-11-15 20:09:02 +02001003
Vladislav Zolotarov7a9b2552008-06-23 20:34:36 -07001004#define SP_DESC_CNT (BCM_PAGE_SIZE / sizeof(struct eth_spe))
1005#define MAX_SP_DESC_CNT (SP_DESC_CNT - 1)
1006
1007
1008#define BNX2X_BTR 3
1009#define MAX_SPQ_PENDING 8
1010
Eliezer Tamira2fbb9e2007-11-15 20:09:02 +02001011
Eilon Greenstein34f80b02008-06-23 20:33:01 -07001012/* CMNG constants
1013 derived from lab experiments, and not from system spec calculations !!! */
1014#define DEF_MIN_RATE 100
1015/* resolution of the rate shaping timer - 100 usec */
1016#define RS_PERIODIC_TIMEOUT_USEC 100
1017/* resolution of fairness algorithm in usecs -
1018 coefficient for clauclating the actuall t fair */
1019#define T_FAIR_COEF 10000000
1020/* number of bytes in single QM arbitration cycle -
1021 coeffiecnt for calculating the fairness timer */
1022#define QM_ARB_BYTES 40000
1023#define FAIR_MEM 2
Eliezer Tamira2fbb9e2007-11-15 20:09:02 +02001024
1025
Eilon Greenstein34f80b02008-06-23 20:33:01 -07001026#define ATTN_NIG_FOR_FUNC (1L << 8)
1027#define ATTN_SW_TIMER_4_FUNC (1L << 9)
1028#define GPIO_2_FUNC (1L << 10)
1029#define GPIO_3_FUNC (1L << 11)
1030#define GPIO_4_FUNC (1L << 12)
1031#define ATTN_GENERAL_ATTN_1 (1L << 13)
1032#define ATTN_GENERAL_ATTN_2 (1L << 14)
1033#define ATTN_GENERAL_ATTN_3 (1L << 15)
1034#define ATTN_GENERAL_ATTN_4 (1L << 13)
1035#define ATTN_GENERAL_ATTN_5 (1L << 14)
1036#define ATTN_GENERAL_ATTN_6 (1L << 15)
1037
1038#define ATTN_HARD_WIRED_MASK 0xff00
1039#define ATTENTION_ID 4
1040
1041
1042/* stuff added to make the code fit 80Col */
1043
1044#define BNX2X_PMF_LINK_ASSERT \
1045 GENERAL_ATTEN_OFFSET(LINK_SYNC_ATTENTION_BIT_FUNC_0 + BP_FUNC(bp))
1046
Eliezer Tamira2fbb9e2007-11-15 20:09:02 +02001047#define BNX2X_MC_ASSERT_BITS \
1048 (GENERAL_ATTEN_OFFSET(TSTORM_FATAL_ASSERT_ATTENTION_BIT) | \
1049 GENERAL_ATTEN_OFFSET(USTORM_FATAL_ASSERT_ATTENTION_BIT) | \
1050 GENERAL_ATTEN_OFFSET(CSTORM_FATAL_ASSERT_ATTENTION_BIT) | \
1051 GENERAL_ATTEN_OFFSET(XSTORM_FATAL_ASSERT_ATTENTION_BIT))
1052
1053#define BNX2X_MCP_ASSERT \
1054 GENERAL_ATTEN_OFFSET(MCP_FATAL_ASSERT_ATTENTION_BIT)
1055
1056#define BNX2X_DOORQ_ASSERT \
1057 AEU_INPUTS_ATTN_BITS_DOORBELLQ_HW_INTERRUPT
1058
Eilon Greenstein34f80b02008-06-23 20:33:01 -07001059#define BNX2X_GRC_TIMEOUT GENERAL_ATTEN_OFFSET(LATCHED_ATTN_TIMEOUT_GRC)
1060#define BNX2X_GRC_RSV (GENERAL_ATTEN_OFFSET(LATCHED_ATTN_RBCR) | \
1061 GENERAL_ATTEN_OFFSET(LATCHED_ATTN_RBCT) | \
1062 GENERAL_ATTEN_OFFSET(LATCHED_ATTN_RBCN) | \
1063 GENERAL_ATTEN_OFFSET(LATCHED_ATTN_RBCU) | \
1064 GENERAL_ATTEN_OFFSET(LATCHED_ATTN_RBCP) | \
1065 GENERAL_ATTEN_OFFSET(LATCHED_ATTN_RSVD_GRC))
1066
Eliezer Tamira2fbb9e2007-11-15 20:09:02 +02001067#define HW_INTERRUT_ASSERT_SET_0 \
1068 (AEU_INPUTS_ATTN_BITS_TSDM_HW_INTERRUPT | \
1069 AEU_INPUTS_ATTN_BITS_TCM_HW_INTERRUPT | \
1070 AEU_INPUTS_ATTN_BITS_TSEMI_HW_INTERRUPT | \
1071 AEU_INPUTS_ATTN_BITS_PBF_HW_INTERRUPT)
Eilon Greenstein34f80b02008-06-23 20:33:01 -07001072#define HW_PRTY_ASSERT_SET_0 (AEU_INPUTS_ATTN_BITS_BRB_PARITY_ERROR | \
Eliezer Tamira2fbb9e2007-11-15 20:09:02 +02001073 AEU_INPUTS_ATTN_BITS_PARSER_PARITY_ERROR | \
1074 AEU_INPUTS_ATTN_BITS_TSDM_PARITY_ERROR | \
1075 AEU_INPUTS_ATTN_BITS_SEARCHER_PARITY_ERROR |\
1076 AEU_INPUTS_ATTN_BITS_TSEMI_PARITY_ERROR)
1077#define HW_INTERRUT_ASSERT_SET_1 \
1078 (AEU_INPUTS_ATTN_BITS_QM_HW_INTERRUPT | \
1079 AEU_INPUTS_ATTN_BITS_TIMERS_HW_INTERRUPT | \
1080 AEU_INPUTS_ATTN_BITS_XSDM_HW_INTERRUPT | \
1081 AEU_INPUTS_ATTN_BITS_XCM_HW_INTERRUPT | \
1082 AEU_INPUTS_ATTN_BITS_XSEMI_HW_INTERRUPT | \
1083 AEU_INPUTS_ATTN_BITS_USDM_HW_INTERRUPT | \
1084 AEU_INPUTS_ATTN_BITS_UCM_HW_INTERRUPT | \
1085 AEU_INPUTS_ATTN_BITS_USEMI_HW_INTERRUPT | \
1086 AEU_INPUTS_ATTN_BITS_UPB_HW_INTERRUPT | \
1087 AEU_INPUTS_ATTN_BITS_CSDM_HW_INTERRUPT | \
1088 AEU_INPUTS_ATTN_BITS_CCM_HW_INTERRUPT)
Eilon Greenstein34f80b02008-06-23 20:33:01 -07001089#define HW_PRTY_ASSERT_SET_1 (AEU_INPUTS_ATTN_BITS_PBCLIENT_PARITY_ERROR |\
Eliezer Tamira2fbb9e2007-11-15 20:09:02 +02001090 AEU_INPUTS_ATTN_BITS_QM_PARITY_ERROR | \
1091 AEU_INPUTS_ATTN_BITS_XSDM_PARITY_ERROR | \
1092 AEU_INPUTS_ATTN_BITS_XSEMI_PARITY_ERROR | \
1093 AEU_INPUTS_ATTN_BITS_DOORBELLQ_PARITY_ERROR |\
1094 AEU_INPUTS_ATTN_BITS_VAUX_PCI_CORE_PARITY_ERROR |\
1095 AEU_INPUTS_ATTN_BITS_DEBUG_PARITY_ERROR | \
1096 AEU_INPUTS_ATTN_BITS_USDM_PARITY_ERROR | \
1097 AEU_INPUTS_ATTN_BITS_USEMI_PARITY_ERROR | \
1098 AEU_INPUTS_ATTN_BITS_UPB_PARITY_ERROR | \
1099 AEU_INPUTS_ATTN_BITS_CSDM_PARITY_ERROR)
1100#define HW_INTERRUT_ASSERT_SET_2 \
1101 (AEU_INPUTS_ATTN_BITS_CSEMI_HW_INTERRUPT | \
1102 AEU_INPUTS_ATTN_BITS_CDU_HW_INTERRUPT | \
1103 AEU_INPUTS_ATTN_BITS_DMAE_HW_INTERRUPT | \
1104 AEU_INPUTS_ATTN_BITS_PXPPCICLOCKCLIENT_HW_INTERRUPT |\
1105 AEU_INPUTS_ATTN_BITS_MISC_HW_INTERRUPT)
Eilon Greenstein34f80b02008-06-23 20:33:01 -07001106#define HW_PRTY_ASSERT_SET_2 (AEU_INPUTS_ATTN_BITS_CSEMI_PARITY_ERROR | \
Eliezer Tamira2fbb9e2007-11-15 20:09:02 +02001107 AEU_INPUTS_ATTN_BITS_PXP_PARITY_ERROR | \
1108 AEU_INPUTS_ATTN_BITS_PXPPCICLOCKCLIENT_PARITY_ERROR |\
1109 AEU_INPUTS_ATTN_BITS_CFC_PARITY_ERROR | \
1110 AEU_INPUTS_ATTN_BITS_CDU_PARITY_ERROR | \
1111 AEU_INPUTS_ATTN_BITS_IGU_PARITY_ERROR | \
1112 AEU_INPUTS_ATTN_BITS_MISC_PARITY_ERROR)
1113
1114
Eliezer Tamira2fbb9e2007-11-15 20:09:02 +02001115#define MULTI_FLAGS \
Eilon Greenstein34f80b02008-06-23 20:33:01 -07001116 (TSTORM_ETH_FUNCTION_COMMON_CONFIG_RSS_IPV4_CAPABILITY | \
1117 TSTORM_ETH_FUNCTION_COMMON_CONFIG_RSS_IPV4_TCP_CAPABILITY | \
1118 TSTORM_ETH_FUNCTION_COMMON_CONFIG_RSS_IPV6_CAPABILITY | \
1119 TSTORM_ETH_FUNCTION_COMMON_CONFIG_RSS_IPV6_TCP_CAPABILITY | \
1120 TSTORM_ETH_FUNCTION_COMMON_CONFIG_RSS_ENABLE)
Eliezer Tamira2fbb9e2007-11-15 20:09:02 +02001121
Eilon Greenstein34f80b02008-06-23 20:33:01 -07001122#define MULTI_MASK 0x7f
Eliezer Tamira2fbb9e2007-11-15 20:09:02 +02001123
1124
Eilon Greenstein34f80b02008-06-23 20:33:01 -07001125#define DEF_USB_FUNC_OFF (2 + 2*HC_USTORM_DEF_SB_NUM_INDICES)
1126#define DEF_CSB_FUNC_OFF (2 + 2*HC_CSTORM_DEF_SB_NUM_INDICES)
1127#define DEF_XSB_FUNC_OFF (2 + 2*HC_XSTORM_DEF_SB_NUM_INDICES)
1128#define DEF_TSB_FUNC_OFF (2 + 2*HC_TSTORM_DEF_SB_NUM_INDICES)
Eliezer Tamira2fbb9e2007-11-15 20:09:02 +02001129
Eilon Greenstein34f80b02008-06-23 20:33:01 -07001130#define C_DEF_SB_SP_INDEX HC_INDEX_DEF_C_ETH_SLOW_PATH
Eliezer Tamira2fbb9e2007-11-15 20:09:02 +02001131
1132#define BNX2X_SP_DSB_INDEX \
Eilon Greenstein34f80b02008-06-23 20:33:01 -07001133(&bp->def_status_blk->c_def_status_block.index_values[C_DEF_SB_SP_INDEX])
Eliezer Tamira2fbb9e2007-11-15 20:09:02 +02001134
1135
1136#define CAM_IS_INVALID(x) \
1137(x.target_table_entry.flags == TSTORM_CAM_TARGET_TABLE_ENTRY_ACTION_TYPE)
1138
1139#define CAM_INVALIDATE(x) \
Eilon Greenstein34f80b02008-06-23 20:33:01 -07001140 (x.target_table_entry.flags = TSTORM_CAM_TARGET_TABLE_ENTRY_ACTION_TYPE)
Eliezer Tamira2fbb9e2007-11-15 20:09:02 +02001141
1142
Eilon Greenstein34f80b02008-06-23 20:33:01 -07001143/* Number of u32 elements in MC hash array */
1144#define MC_HASH_SIZE 8
1145#define MC_HASH_OFFSET(bp, i) (BAR_TSTRORM_INTMEM + \
1146 TSTORM_APPROXIMATE_MATCH_MULTICAST_FILTERING_OFFSET(BP_FUNC(bp)) + i*4)
1147
1148
1149#ifndef PXP2_REG_PXP2_INT_STS
1150#define PXP2_REG_PXP2_INT_STS PXP2_REG_PXP2_INT_STS_0
1151#endif
1152
Eliezer Tamira2fbb9e2007-11-15 20:09:02 +02001153/* MISC_REG_RESET_REG - this is here for the hsi to work don't touch */
1154
1155#endif /* bnx2x.h */