blob: 551dd067279402abbd45685315ee9df1c5f7c5d5 [file] [log] [blame]
Mike Turquette9d9f78e2012-03-15 23:11:20 -07001/*
2 * Copyright (C) 2010-2011 Canonical Ltd <jeremy.kerr@canonical.com>
3 * Copyright (C) 2011-2012 Mike Turquette, Linaro Ltd <mturquette@linaro.org>
4 *
5 * This program is free software; you can redistribute it and/or modify
6 * it under the terms of the GNU General Public License version 2 as
7 * published by the Free Software Foundation.
8 *
9 * Gated clock implementation
10 */
11
12#include <linux/clk-provider.h>
13#include <linux/module.h>
14#include <linux/slab.h>
15#include <linux/io.h>
16#include <linux/err.h>
17#include <linux/string.h>
18
19/**
20 * DOC: basic gatable clock which can gate and ungate it's ouput
21 *
22 * Traits of this clock:
23 * prepare - clk_(un)prepare only ensures parent is (un)prepared
24 * enable - clk_enable and clk_disable are functional & control gating
25 * rate - inherits rate from parent. No clk_set_rate support
26 * parent - fixed parent. No clk_set_parent support
27 */
28
29#define to_clk_gate(_hw) container_of(_hw, struct clk_gate, hw)
30
Viresh Kumarfbc42aa2012-04-17 16:45:37 +053031/*
32 * It works on following logic:
33 *
34 * For enabling clock, enable = 1
35 * set2dis = 1 -> clear bit -> set = 0
36 * set2dis = 0 -> set bit -> set = 1
37 *
38 * For disabling clock, enable = 0
39 * set2dis = 1 -> set bit -> set = 1
40 * set2dis = 0 -> clear bit -> set = 0
41 *
42 * So, result is always: enable xor set2dis.
43 */
44static void clk_gate_endisable(struct clk_hw *hw, int enable)
Mike Turquette9d9f78e2012-03-15 23:11:20 -070045{
Viresh Kumarfbc42aa2012-04-17 16:45:37 +053046 struct clk_gate *gate = to_clk_gate(hw);
47 int set = gate->flags & CLK_GATE_SET_TO_DISABLE ? 1 : 0;
Xiubo Li7af47242014-09-22 13:52:11 +080048 unsigned long uninitialized_var(flags);
Viresh Kumarfbc42aa2012-04-17 16:45:37 +053049 u32 reg;
50
51 set ^= enable;
Mike Turquette9d9f78e2012-03-15 23:11:20 -070052
53 if (gate->lock)
54 spin_lock_irqsave(gate->lock, flags);
55
Haojian Zhuang04577992013-06-08 22:47:19 +080056 if (gate->flags & CLK_GATE_HIWORD_MASK) {
57 reg = BIT(gate->bit_idx + 16);
58 if (set)
59 reg |= BIT(gate->bit_idx);
60 } else {
Gerhard Sittigaa514ce2013-07-22 14:14:40 +020061 reg = clk_readl(gate->reg);
Mike Turquette9d9f78e2012-03-15 23:11:20 -070062
Haojian Zhuang04577992013-06-08 22:47:19 +080063 if (set)
64 reg |= BIT(gate->bit_idx);
65 else
66 reg &= ~BIT(gate->bit_idx);
67 }
Mike Turquette9d9f78e2012-03-15 23:11:20 -070068
Gerhard Sittigaa514ce2013-07-22 14:14:40 +020069 clk_writel(reg, gate->reg);
Mike Turquette9d9f78e2012-03-15 23:11:20 -070070
71 if (gate->lock)
72 spin_unlock_irqrestore(gate->lock, flags);
73}
74
75static int clk_gate_enable(struct clk_hw *hw)
76{
Viresh Kumarfbc42aa2012-04-17 16:45:37 +053077 clk_gate_endisable(hw, 1);
Mike Turquette9d9f78e2012-03-15 23:11:20 -070078
79 return 0;
80}
Mike Turquette9d9f78e2012-03-15 23:11:20 -070081
82static void clk_gate_disable(struct clk_hw *hw)
83{
Viresh Kumarfbc42aa2012-04-17 16:45:37 +053084 clk_gate_endisable(hw, 0);
Mike Turquette9d9f78e2012-03-15 23:11:20 -070085}
Mike Turquette9d9f78e2012-03-15 23:11:20 -070086
87static int clk_gate_is_enabled(struct clk_hw *hw)
88{
89 u32 reg;
90 struct clk_gate *gate = to_clk_gate(hw);
91
Gerhard Sittigaa514ce2013-07-22 14:14:40 +020092 reg = clk_readl(gate->reg);
Mike Turquette9d9f78e2012-03-15 23:11:20 -070093
94 /* if a set bit disables this clk, flip it before masking */
95 if (gate->flags & CLK_GATE_SET_TO_DISABLE)
96 reg ^= BIT(gate->bit_idx);
97
98 reg &= BIT(gate->bit_idx);
99
100 return reg ? 1 : 0;
101}
Mike Turquette9d9f78e2012-03-15 23:11:20 -0700102
Shawn Guo822c2502012-03-27 15:23:22 +0800103const struct clk_ops clk_gate_ops = {
Mike Turquette9d9f78e2012-03-15 23:11:20 -0700104 .enable = clk_gate_enable,
105 .disable = clk_gate_disable,
106 .is_enabled = clk_gate_is_enabled,
107};
108EXPORT_SYMBOL_GPL(clk_gate_ops);
109
Mike Turquette27d54592012-03-26 17:51:03 -0700110/**
111 * clk_register_gate - register a gate clock with the clock framework
112 * @dev: device that is registering this clock
113 * @name: name of this clock
114 * @parent_name: name of this clock's parent
115 * @flags: framework-specific flags for this clock
116 * @reg: register address to control gating of this clock
117 * @bit_idx: which bit in the register controls gating of this clock
118 * @clk_gate_flags: gate-specific flags for this clock
119 * @lock: shared register lock for this clock
120 */
Mike Turquette9d9f78e2012-03-15 23:11:20 -0700121struct clk *clk_register_gate(struct device *dev, const char *name,
122 const char *parent_name, unsigned long flags,
123 void __iomem *reg, u8 bit_idx,
124 u8 clk_gate_flags, spinlock_t *lock)
125{
126 struct clk_gate *gate;
127 struct clk *clk;
Saravana Kannan0197b3e2012-04-25 22:58:56 -0700128 struct clk_init_data init;
Mike Turquette9d9f78e2012-03-15 23:11:20 -0700129
Haojian Zhuang04577992013-06-08 22:47:19 +0800130 if (clk_gate_flags & CLK_GATE_HIWORD_MASK) {
Sergei Shtylyov2e9dcda2014-12-24 17:43:27 +0300131 if (bit_idx > 15) {
Haojian Zhuang04577992013-06-08 22:47:19 +0800132 pr_err("gate bit exceeds LOWORD field\n");
133 return ERR_PTR(-EINVAL);
134 }
135 }
136
Mike Turquette27d54592012-03-26 17:51:03 -0700137 /* allocate the gate */
Stephen Boydd122db72015-05-14 16:47:10 -0700138 gate = kzalloc(sizeof(*gate), GFP_KERNEL);
139 if (!gate)
Mike Turquette27d54592012-03-26 17:51:03 -0700140 return ERR_PTR(-ENOMEM);
Mike Turquette9d9f78e2012-03-15 23:11:20 -0700141
Saravana Kannan0197b3e2012-04-25 22:58:56 -0700142 init.name = name;
143 init.ops = &clk_gate_ops;
Rajendra Nayakf7d8caa2012-06-01 14:02:47 +0530144 init.flags = flags | CLK_IS_BASIC;
Saravana Kannan0197b3e2012-04-25 22:58:56 -0700145 init.parent_names = (parent_name ? &parent_name: NULL);
146 init.num_parents = (parent_name ? 1 : 0);
147
Mike Turquette9d9f78e2012-03-15 23:11:20 -0700148 /* struct clk_gate assignments */
149 gate->reg = reg;
150 gate->bit_idx = bit_idx;
151 gate->flags = clk_gate_flags;
152 gate->lock = lock;
Saravana Kannan0197b3e2012-04-25 22:58:56 -0700153 gate->hw.init = &init;
Mike Turquette9d9f78e2012-03-15 23:11:20 -0700154
Saravana Kannan0197b3e2012-04-25 22:58:56 -0700155 clk = clk_register(dev, &gate->hw);
Mike Turquette9d9f78e2012-03-15 23:11:20 -0700156
Mike Turquette27d54592012-03-26 17:51:03 -0700157 if (IS_ERR(clk))
158 kfree(gate);
159
160 return clk;
Mike Turquette9d9f78e2012-03-15 23:11:20 -0700161}
Mike Turquette5cfe10b2013-08-15 19:06:29 -0700162EXPORT_SYMBOL_GPL(clk_register_gate);
Krzysztof Kozlowski4e3c0212015-01-05 10:52:40 +0100163
164void clk_unregister_gate(struct clk *clk)
165{
166 struct clk_gate *gate;
167 struct clk_hw *hw;
168
169 hw = __clk_get_hw(clk);
170 if (!hw)
171 return;
172
173 gate = to_clk_gate(hw);
174
175 clk_unregister(clk);
176 kfree(gate);
177}
178EXPORT_SYMBOL_GPL(clk_unregister_gate);