blob: 76a0e7fbd69297d96a755a111d53597a439fe24f [file] [log] [blame]
Ben Dooks6a0e4ec2008-05-23 13:04:56 -07001/* linux/drivers/video/s3c2410fb.c
2 * Copyright (c) 2004,2005 Arnaud Patard
3 * Copyright (c) 2004-2008 Ben Dooks
4 *
5 * S3C2410 LCD Framebuffer Driver
Arnaud Patard20fd5762005-09-09 13:10:07 -07006 *
7 * This file is subject to the terms and conditions of the GNU General Public
8 * License. See the file COPYING in the main directory of this archive for
9 * more details.
10 *
Ben Dooks6a0e4ec2008-05-23 13:04:56 -070011 * Driver based on skeletonfb.c, sa1100fb.c and others.
12*/
Arnaud Patard20fd5762005-09-09 13:10:07 -070013
Sachin Kamat81c16552012-09-10 19:54:21 +090014#define pr_fmt(fmt) KBUILD_MODNAME ": " fmt
15
Arnaud Patard20fd5762005-09-09 13:10:07 -070016#include <linux/module.h>
17#include <linux/kernel.h>
Jamie Iles0b2e9cb2011-01-11 12:43:42 +000018#include <linux/err.h>
Arnaud Patard20fd5762005-09-09 13:10:07 -070019#include <linux/errno.h>
20#include <linux/string.h>
21#include <linux/mm.h>
Arnaud Patard20fd5762005-09-09 13:10:07 -070022#include <linux/slab.h>
23#include <linux/delay.h>
24#include <linux/fb.h>
25#include <linux/init.h>
26#include <linux/dma-mapping.h>
Arnaud Patard20fd5762005-09-09 13:10:07 -070027#include <linux/interrupt.h>
Russell Kingd052d1b2005-10-29 19:07:23 +010028#include <linux/platform_device.h>
Russell Kingf8ce2542006-01-07 16:15:52 +000029#include <linux/clk.h>
Ben Dooks0dac6ec2009-06-16 15:34:34 -070030#include <linux/cpufreq.h>
Jingoo Hanf940b882011-11-29 18:48:25 +090031#include <linux/io.h>
Arnaud Patard20fd5762005-09-09 13:10:07 -070032
Arnaud Patard20fd5762005-09-09 13:10:07 -070033#include <asm/div64.h>
34
35#include <asm/mach/map.h>
Russell Kinga09e64f2008-08-05 16:14:15 +010036#include <mach/regs-lcd.h>
37#include <mach/regs-gpio.h>
38#include <mach/fb.h>
Arnaud Patard20fd5762005-09-09 13:10:07 -070039
40#ifdef CONFIG_PM
41#include <linux/pm.h>
42#endif
43
44#include "s3c2410fb.h"
45
Arnaud Patard20fd5762005-09-09 13:10:07 -070046/* Debugging stuff */
47#ifdef CONFIG_FB_S3C2410_DEBUG
Krzysztof Heltb0831942007-10-16 01:28:54 -070048static int debug = 1;
Arnaud Patard20fd5762005-09-09 13:10:07 -070049#else
Jingoo Hanf940b882011-11-29 18:48:25 +090050static int debug;
Arnaud Patard20fd5762005-09-09 13:10:07 -070051#endif
52
Sachin Kamat81c16552012-09-10 19:54:21 +090053#define dprintk(msg...) \
54do { \
55 if (debug) \
56 pr_debug(msg); \
57} while (0)
Arnaud Patard20fd5762005-09-09 13:10:07 -070058
59/* useful functions */
60
Ben Dooksf62e7702008-02-06 01:39:41 -080061static int is_s3c2412(struct s3c2410fb_info *fbi)
62{
63 return (fbi->drv_type == DRV_S3C2412);
64}
65
Arnaud Patard20fd5762005-09-09 13:10:07 -070066/* s3c2410fb_set_lcdaddr
67 *
68 * initialise lcd controller address pointers
Krzysztof Heltb0831942007-10-16 01:28:54 -070069 */
Krzysztof Helt110c1fa2007-10-16 01:28:55 -070070static void s3c2410fb_set_lcdaddr(struct fb_info *info)
Arnaud Patard20fd5762005-09-09 13:10:07 -070071{
Arnaud Patard20fd5762005-09-09 13:10:07 -070072 unsigned long saddr1, saddr2, saddr3;
Krzysztof Helt7ee0fe42007-10-16 01:29:01 -070073 struct s3c2410fb_info *fbi = info->par;
74 void __iomem *regs = fbi->io;
Arnaud Patard20fd5762005-09-09 13:10:07 -070075
Krzysztof Helt110c1fa2007-10-16 01:28:55 -070076 saddr1 = info->fix.smem_start >> 1;
77 saddr2 = info->fix.smem_start;
Krzysztof Helt9fa7bc02007-10-16 01:29:05 -070078 saddr2 += info->fix.line_length * info->var.yres;
Krzysztof Heltb0831942007-10-16 01:28:54 -070079 saddr2 >>= 1;
Arnaud Patard20fd5762005-09-09 13:10:07 -070080
Krzysztof Heltb0831942007-10-16 01:28:54 -070081 saddr3 = S3C2410_OFFSIZE(0) |
Krzysztof Helt9fa7bc02007-10-16 01:29:05 -070082 S3C2410_PAGEWIDTH((info->fix.line_length / 2) & 0x3ff);
Arnaud Patard20fd5762005-09-09 13:10:07 -070083
84 dprintk("LCDSADDR1 = 0x%08lx\n", saddr1);
85 dprintk("LCDSADDR2 = 0x%08lx\n", saddr2);
86 dprintk("LCDSADDR3 = 0x%08lx\n", saddr3);
87
Krzysztof Helt7ee0fe42007-10-16 01:29:01 -070088 writel(saddr1, regs + S3C2410_LCDSADDR1);
89 writel(saddr2, regs + S3C2410_LCDSADDR2);
90 writel(saddr3, regs + S3C2410_LCDSADDR3);
Arnaud Patard20fd5762005-09-09 13:10:07 -070091}
92
93/* s3c2410fb_calc_pixclk()
94 *
95 * calculate divisor for clk->pixclk
Krzysztof Heltb0831942007-10-16 01:28:54 -070096 */
Arnaud Patard20fd5762005-09-09 13:10:07 -070097static unsigned int s3c2410fb_calc_pixclk(struct s3c2410fb_info *fbi,
98 unsigned long pixclk)
99{
Ben Dooks0dac6ec2009-06-16 15:34:34 -0700100 unsigned long clk = fbi->clk_rate;
Arnaud Patard20fd5762005-09-09 13:10:07 -0700101 unsigned long long div;
102
Krzysztof Helt9fa7bc02007-10-16 01:29:05 -0700103 /* pixclk is in picoseconds, our clock is in Hz
Arnaud Patard20fd5762005-09-09 13:10:07 -0700104 *
105 * Hz -> picoseconds is / 10^-12
106 */
107
108 div = (unsigned long long)clk * pixclk;
Krzysztof Helt9fa7bc02007-10-16 01:29:05 -0700109 div >>= 12; /* div / 2^12 */
110 do_div(div, 625 * 625UL * 625); /* div / 5^12 */
Arnaud Patard20fd5762005-09-09 13:10:07 -0700111
112 dprintk("pixclk %ld, divisor is %ld\n", pixclk, (long)div);
113 return div;
114}
115
116/*
117 * s3c2410fb_check_var():
118 * Get the video params out of 'var'. If a value doesn't fit, round it up,
119 * if it's too big, return -EINVAL.
120 *
121 */
122static int s3c2410fb_check_var(struct fb_var_screeninfo *var,
123 struct fb_info *info)
124{
125 struct s3c2410fb_info *fbi = info->par;
Krzysztof Helt9fa7bc02007-10-16 01:29:05 -0700126 struct s3c2410fb_mach_info *mach_info = fbi->dev->platform_data;
Krzysztof Helt09fe75f2007-10-16 01:28:56 -0700127 struct s3c2410fb_display *display = NULL;
Krzysztof Helte7076382007-10-16 01:29:08 -0700128 struct s3c2410fb_display *default_display = mach_info->displays +
129 mach_info->default_display;
130 int type = default_display->type;
Krzysztof Helt09fe75f2007-10-16 01:28:56 -0700131 unsigned i;
Arnaud Patard20fd5762005-09-09 13:10:07 -0700132
133 dprintk("check_var(var=%p, info=%p)\n", var, info);
134
135 /* validate x/y resolution */
Krzysztof Helte7076382007-10-16 01:29:08 -0700136 /* choose default mode if possible */
137 if (var->yres == default_display->yres &&
138 var->xres == default_display->xres &&
139 var->bits_per_pixel == default_display->bpp)
140 display = default_display;
141 else
142 for (i = 0; i < mach_info->num_displays; i++)
143 if (type == mach_info->displays[i].type &&
144 var->yres == mach_info->displays[i].yres &&
145 var->xres == mach_info->displays[i].xres &&
146 var->bits_per_pixel == mach_info->displays[i].bpp) {
147 display = mach_info->displays + i;
148 break;
149 }
Arnaud Patard20fd5762005-09-09 13:10:07 -0700150
Krzysztof Helt09fe75f2007-10-16 01:28:56 -0700151 if (!display) {
152 dprintk("wrong resolution or depth %dx%d at %d bpp\n",
153 var->xres, var->yres, var->bits_per_pixel);
154 return -EINVAL;
155 }
Arnaud Patard20fd5762005-09-09 13:10:07 -0700156
Krzysztof Helt9939a482007-10-16 01:28:57 -0700157 /* it is always the size as the display */
158 var->xres_virtual = display->xres;
159 var->yres_virtual = display->yres;
Krzysztof Helt9fa7bc02007-10-16 01:29:05 -0700160 var->height = display->height;
161 var->width = display->width;
Krzysztof Helt9939a482007-10-16 01:28:57 -0700162
163 /* copy lcd settings */
Krzysztof Helt69816692007-10-16 01:29:06 -0700164 var->pixclock = display->pixclock;
Krzysztof Helt9939a482007-10-16 01:28:57 -0700165 var->left_margin = display->left_margin;
166 var->right_margin = display->right_margin;
Krzysztof Helt9fa7bc02007-10-16 01:29:05 -0700167 var->upper_margin = display->upper_margin;
168 var->lower_margin = display->lower_margin;
169 var->vsync_len = display->vsync_len;
170 var->hsync_len = display->hsync_len;
171
Krzysztof Helt9fa7bc02007-10-16 01:29:05 -0700172 fbi->regs.lcdcon5 = display->lcdcon5;
173 /* set display type */
Krzysztof Helt36f31a72007-10-16 01:29:07 -0700174 fbi->regs.lcdcon1 = display->type;
Krzysztof Helt9939a482007-10-16 01:28:57 -0700175
Krzysztof Heltb0831942007-10-16 01:28:54 -0700176 var->transp.offset = 0;
177 var->transp.length = 0;
Arnaud Patard20fd5762005-09-09 13:10:07 -0700178 /* set r/g/b positions */
Arnaud Patard (Rtp357b8192006-12-08 02:40:23 -0800179 switch (var->bits_per_pixel) {
Krzysztof Heltb0831942007-10-16 01:28:54 -0700180 case 1:
181 case 2:
182 case 4:
183 var->red.offset = 0;
184 var->red.length = var->bits_per_pixel;
185 var->green = var->red;
186 var->blue = var->red;
187 break;
188 case 8:
Krzysztof Helt09fe75f2007-10-16 01:28:56 -0700189 if (display->type != S3C2410_LCDCON1_TFT) {
Krzysztof Heltb0831942007-10-16 01:28:54 -0700190 /* 8 bpp 332 */
191 var->red.length = 3;
192 var->red.offset = 5;
193 var->green.length = 3;
194 var->green.offset = 2;
195 var->blue.length = 2;
Arnaud Patard (Rtp357b8192006-12-08 02:40:23 -0800196 var->blue.offset = 0;
Krzysztof Heltb0831942007-10-16 01:28:54 -0700197 } else {
198 var->red.offset = 0;
Arnaud Patard (Rtp357b8192006-12-08 02:40:23 -0800199 var->red.length = 8;
Krzysztof Heltb0831942007-10-16 01:28:54 -0700200 var->green = var->red;
201 var->blue = var->red;
202 }
203 break;
204 case 12:
205 /* 12 bpp 444 */
206 var->red.length = 4;
207 var->red.offset = 8;
208 var->green.length = 4;
209 var->green.offset = 4;
210 var->blue.length = 4;
211 var->blue.offset = 0;
212 break;
213
214 default:
215 case 16:
Krzysztof Heltf28ef572007-10-16 01:28:58 -0700216 if (display->lcdcon5 & S3C2410_LCDCON5_FRM565) {
Krzysztof Heltb0831942007-10-16 01:28:54 -0700217 /* 16 bpp, 565 format */
218 var->red.offset = 11;
219 var->green.offset = 5;
Arnaud Patard (Rtp357b8192006-12-08 02:40:23 -0800220 var->blue.offset = 0;
Krzysztof Heltb0831942007-10-16 01:28:54 -0700221 var->red.length = 5;
222 var->green.length = 6;
223 var->blue.length = 5;
224 } else {
225 /* 16 bpp, 5551 format */
226 var->red.offset = 11;
227 var->green.offset = 6;
228 var->blue.offset = 1;
229 var->red.length = 5;
230 var->green.length = 5;
231 var->blue.length = 5;
232 }
233 break;
Krzysztof Helt93613b92007-10-16 01:29:02 -0700234 case 32:
235 /* 24 bpp 888 and 8 dummy */
Krzysztof Heltb0831942007-10-16 01:28:54 -0700236 var->red.length = 8;
237 var->red.offset = 16;
238 var->green.length = 8;
239 var->green.offset = 8;
240 var->blue.length = 8;
241 var->blue.offset = 0;
242 break;
Arnaud Patard20fd5762005-09-09 13:10:07 -0700243 }
Arnaud Patard20fd5762005-09-09 13:10:07 -0700244 return 0;
245}
246
Krzysztof Helt9939a482007-10-16 01:28:57 -0700247/* s3c2410fb_calculate_stn_lcd_regs
Arnaud Patard20fd5762005-09-09 13:10:07 -0700248 *
Krzysztof Helt9939a482007-10-16 01:28:57 -0700249 * calculate register values from var settings
Krzysztof Heltb0831942007-10-16 01:28:54 -0700250 */
Krzysztof Helt9939a482007-10-16 01:28:57 -0700251static void s3c2410fb_calculate_stn_lcd_regs(const struct fb_info *info,
252 struct s3c2410fb_hw *regs)
Arnaud Patard20fd5762005-09-09 13:10:07 -0700253{
Krzysztof Helt9939a482007-10-16 01:28:57 -0700254 const struct s3c2410fb_info *fbi = info->par;
255 const struct fb_var_screeninfo *var = &info->var;
256 int type = regs->lcdcon1 & ~S3C2410_LCDCON1_TFT;
257 int hs = var->xres >> 2;
258 unsigned wdly = (var->left_margin >> 4) - 1;
Krzysztof Helt93d11f52007-10-16 01:29:00 -0700259 unsigned wlh = (var->hsync_len >> 4) - 1;
Arnaud Patard20fd5762005-09-09 13:10:07 -0700260
Krzysztof Helt9939a482007-10-16 01:28:57 -0700261 if (type != S3C2410_LCDCON1_STN4)
262 hs >>= 1;
263
Krzysztof Helt9939a482007-10-16 01:28:57 -0700264 switch (var->bits_per_pixel) {
265 case 1:
266 regs->lcdcon1 |= S3C2410_LCDCON1_STN1BPP;
267 break;
268 case 2:
269 regs->lcdcon1 |= S3C2410_LCDCON1_STN2GREY;
270 break;
271 case 4:
272 regs->lcdcon1 |= S3C2410_LCDCON1_STN4GREY;
273 break;
274 case 8:
275 regs->lcdcon1 |= S3C2410_LCDCON1_STN8BPP;
276 hs *= 3;
277 break;
278 case 12:
279 regs->lcdcon1 |= S3C2410_LCDCON1_STN12BPP;
280 hs *= 3;
281 break;
282
283 default:
284 /* invalid pixel depth */
285 dev_err(fbi->dev, "invalid bpp %d\n",
286 var->bits_per_pixel);
287 }
288 /* update X/Y info */
Krzysztof Helt9939a482007-10-16 01:28:57 -0700289 dprintk("setting horz: lft=%d, rt=%d, sync=%d\n",
290 var->left_margin, var->right_margin, var->hsync_len);
291
Krzysztof Helt3c9ffd02007-10-16 01:28:59 -0700292 regs->lcdcon2 = S3C2410_LCDCON2_LINEVAL(var->yres - 1);
Krzysztof Helt9939a482007-10-16 01:28:57 -0700293
294 if (wdly > 3)
295 wdly = 3;
296
Krzysztof Helt93d11f52007-10-16 01:29:00 -0700297 if (wlh > 3)
298 wlh = 3;
299
Krzysztof Helt9939a482007-10-16 01:28:57 -0700300 regs->lcdcon3 = S3C2410_LCDCON3_WDLY(wdly) |
301 S3C2410_LCDCON3_LINEBLANK(var->right_margin / 8) |
302 S3C2410_LCDCON3_HOZVAL(hs - 1);
Krzysztof Helt93d11f52007-10-16 01:29:00 -0700303
Krzysztof Helte92e7392007-10-16 01:29:01 -0700304 regs->lcdcon4 = S3C2410_LCDCON4_WLH(wlh);
Krzysztof Helt9939a482007-10-16 01:28:57 -0700305}
306
307/* s3c2410fb_calculate_tft_lcd_regs
308 *
309 * calculate register values from var settings
310 */
311static void s3c2410fb_calculate_tft_lcd_regs(const struct fb_info *info,
312 struct s3c2410fb_hw *regs)
313{
314 const struct s3c2410fb_info *fbi = info->par;
315 const struct fb_var_screeninfo *var = &info->var;
316
Krzysztof Helt9939a482007-10-16 01:28:57 -0700317 switch (var->bits_per_pixel) {
318 case 1:
319 regs->lcdcon1 |= S3C2410_LCDCON1_TFT1BPP;
320 break;
321 case 2:
322 regs->lcdcon1 |= S3C2410_LCDCON1_TFT2BPP;
323 break;
324 case 4:
325 regs->lcdcon1 |= S3C2410_LCDCON1_TFT4BPP;
326 break;
327 case 8:
328 regs->lcdcon1 |= S3C2410_LCDCON1_TFT8BPP;
Krzysztof Helt93613b92007-10-16 01:29:02 -0700329 regs->lcdcon5 |= S3C2410_LCDCON5_BSWP |
330 S3C2410_LCDCON5_FRM565;
331 regs->lcdcon5 &= ~S3C2410_LCDCON5_HWSWP;
Krzysztof Helt9939a482007-10-16 01:28:57 -0700332 break;
333 case 16:
334 regs->lcdcon1 |= S3C2410_LCDCON1_TFT16BPP;
Krzysztof Helt93613b92007-10-16 01:29:02 -0700335 regs->lcdcon5 &= ~S3C2410_LCDCON5_BSWP;
336 regs->lcdcon5 |= S3C2410_LCDCON5_HWSWP;
Krzysztof Helt9939a482007-10-16 01:28:57 -0700337 break;
Krzysztof Helt93613b92007-10-16 01:29:02 -0700338 case 32:
339 regs->lcdcon1 |= S3C2410_LCDCON1_TFT24BPP;
340 regs->lcdcon5 &= ~(S3C2410_LCDCON5_BSWP |
341 S3C2410_LCDCON5_HWSWP |
342 S3C2410_LCDCON5_BPP24BL);
343 break;
Krzysztof Helt9939a482007-10-16 01:28:57 -0700344 default:
345 /* invalid pixel depth */
346 dev_err(fbi->dev, "invalid bpp %d\n",
347 var->bits_per_pixel);
348 }
349 /* update X/Y info */
350 dprintk("setting vert: up=%d, low=%d, sync=%d\n",
351 var->upper_margin, var->lower_margin, var->vsync_len);
352
353 dprintk("setting horz: lft=%d, rt=%d, sync=%d\n",
354 var->left_margin, var->right_margin, var->hsync_len);
355
Krzysztof Helt93d11f52007-10-16 01:29:00 -0700356 regs->lcdcon2 = S3C2410_LCDCON2_LINEVAL(var->yres - 1) |
357 S3C2410_LCDCON2_VBPD(var->upper_margin - 1) |
358 S3C2410_LCDCON2_VFPD(var->lower_margin - 1) |
359 S3C2410_LCDCON2_VSPW(var->vsync_len - 1);
Krzysztof Helt9939a482007-10-16 01:28:57 -0700360
361 regs->lcdcon3 = S3C2410_LCDCON3_HBPD(var->right_margin - 1) |
362 S3C2410_LCDCON3_HFPD(var->left_margin - 1) |
363 S3C2410_LCDCON3_HOZVAL(var->xres - 1);
Krzysztof Helt93d11f52007-10-16 01:29:00 -0700364
Krzysztof Helte92e7392007-10-16 01:29:01 -0700365 regs->lcdcon4 = S3C2410_LCDCON4_HSPW(var->hsync_len - 1);
Krzysztof Helt9939a482007-10-16 01:28:57 -0700366}
367
368/* s3c2410fb_activate_var
369 *
370 * activate (set) the controller from the given framebuffer
371 * information
372 */
373static void s3c2410fb_activate_var(struct fb_info *info)
374{
375 struct s3c2410fb_info *fbi = info->par;
Krzysztof Helt7ee0fe42007-10-16 01:29:01 -0700376 void __iomem *regs = fbi->io;
Krzysztof Helt9fa7bc02007-10-16 01:29:05 -0700377 int type = fbi->regs.lcdcon1 & S3C2410_LCDCON1_TFT;
Krzysztof Helt9939a482007-10-16 01:28:57 -0700378 struct fb_var_screeninfo *var = &info->var;
Ben Dooks360fa582009-09-22 16:47:43 -0700379 int clkdiv;
380
381 clkdiv = DIV_ROUND_UP(s3c2410fb_calc_pixclk(fbi, var->pixclock), 2);
Arnaud Patard (Rtp357b8192006-12-08 02:40:23 -0800382
Harvey Harrison5ae12172008-04-28 02:15:47 -0700383 dprintk("%s: var->xres = %d\n", __func__, var->xres);
384 dprintk("%s: var->yres = %d\n", __func__, var->yres);
385 dprintk("%s: var->bpp = %d\n", __func__, var->bits_per_pixel);
Arnaud Patard20fd5762005-09-09 13:10:07 -0700386
Krzysztof Helt69816692007-10-16 01:29:06 -0700387 if (type == S3C2410_LCDCON1_TFT) {
388 s3c2410fb_calculate_tft_lcd_regs(info, &fbi->regs);
389 --clkdiv;
390 if (clkdiv < 0)
391 clkdiv = 0;
392 } else {
393 s3c2410fb_calculate_stn_lcd_regs(info, &fbi->regs);
394 if (clkdiv < 2)
395 clkdiv = 2;
Arnaud Patard20fd5762005-09-09 13:10:07 -0700396 }
397
Krzysztof Helt69816692007-10-16 01:29:06 -0700398 fbi->regs.lcdcon1 |= S3C2410_LCDCON1_CLKVAL(clkdiv);
Krzysztof Helt9939a482007-10-16 01:28:57 -0700399
Arnaud Patard20fd5762005-09-09 13:10:07 -0700400 /* write new registers */
401
402 dprintk("new register set:\n");
403 dprintk("lcdcon[1] = 0x%08lx\n", fbi->regs.lcdcon1);
404 dprintk("lcdcon[2] = 0x%08lx\n", fbi->regs.lcdcon2);
405 dprintk("lcdcon[3] = 0x%08lx\n", fbi->regs.lcdcon3);
406 dprintk("lcdcon[4] = 0x%08lx\n", fbi->regs.lcdcon4);
407 dprintk("lcdcon[5] = 0x%08lx\n", fbi->regs.lcdcon5);
408
Krzysztof Helt7ee0fe42007-10-16 01:29:01 -0700409 writel(fbi->regs.lcdcon1 & ~S3C2410_LCDCON1_ENVID,
410 regs + S3C2410_LCDCON1);
411 writel(fbi->regs.lcdcon2, regs + S3C2410_LCDCON2);
412 writel(fbi->regs.lcdcon3, regs + S3C2410_LCDCON3);
413 writel(fbi->regs.lcdcon4, regs + S3C2410_LCDCON4);
414 writel(fbi->regs.lcdcon5, regs + S3C2410_LCDCON5);
Arnaud Patard20fd5762005-09-09 13:10:07 -0700415
416 /* set lcd address pointers */
Krzysztof Helt110c1fa2007-10-16 01:28:55 -0700417 s3c2410fb_set_lcdaddr(info);
Arnaud Patard20fd5762005-09-09 13:10:07 -0700418
Krzysztof Helt9fa7bc02007-10-16 01:29:05 -0700419 fbi->regs.lcdcon1 |= S3C2410_LCDCON1_ENVID,
Krzysztof Helt7ee0fe42007-10-16 01:29:01 -0700420 writel(fbi->regs.lcdcon1, regs + S3C2410_LCDCON1);
Arnaud Patard20fd5762005-09-09 13:10:07 -0700421}
422
Arnaud Patard20fd5762005-09-09 13:10:07 -0700423/*
Krzysztof Heltb0831942007-10-16 01:28:54 -0700424 * s3c2410fb_set_par - Alters the hardware state.
Arnaud Patard20fd5762005-09-09 13:10:07 -0700425 * @info: frame buffer structure that represents a single frame buffer
426 *
427 */
428static int s3c2410fb_set_par(struct fb_info *info)
429{
Arnaud Patard20fd5762005-09-09 13:10:07 -0700430 struct fb_var_screeninfo *var = &info->var;
431
Krzysztof Heltb0831942007-10-16 01:28:54 -0700432 switch (var->bits_per_pixel) {
Krzysztof Helt93613b92007-10-16 01:29:02 -0700433 case 32:
Krzysztof Heltb0831942007-10-16 01:28:54 -0700434 case 16:
Krzysztof Helt93613b92007-10-16 01:29:02 -0700435 case 12:
Krzysztof Heltb0831942007-10-16 01:28:54 -0700436 info->fix.visual = FB_VISUAL_TRUECOLOR;
437 break;
438 case 1:
439 info->fix.visual = FB_VISUAL_MONO01;
440 break;
441 default:
442 info->fix.visual = FB_VISUAL_PSEUDOCOLOR;
443 break;
Arnaud Patard (Rtp357b8192006-12-08 02:40:23 -0800444 }
Arnaud Patard20fd5762005-09-09 13:10:07 -0700445
Stefan Schmidta1033602008-01-21 17:18:27 -0800446 info->fix.line_length = (var->xres_virtual * var->bits_per_pixel) / 8;
Arnaud Patard20fd5762005-09-09 13:10:07 -0700447
448 /* activate this new configuration */
449
Krzysztof Helt9939a482007-10-16 01:28:57 -0700450 s3c2410fb_activate_var(info);
Arnaud Patard20fd5762005-09-09 13:10:07 -0700451 return 0;
452}
453
454static void schedule_palette_update(struct s3c2410fb_info *fbi,
455 unsigned int regno, unsigned int val)
456{
457 unsigned long flags;
458 unsigned long irqen;
Ben Dooksf62e7702008-02-06 01:39:41 -0800459 void __iomem *irq_base = fbi->irq_base;
Arnaud Patard20fd5762005-09-09 13:10:07 -0700460
461 local_irq_save(flags);
462
463 fbi->palette_buffer[regno] = val;
464
465 if (!fbi->palette_ready) {
466 fbi->palette_ready = 1;
467
468 /* enable IRQ */
Ben Dooksf62e7702008-02-06 01:39:41 -0800469 irqen = readl(irq_base + S3C24XX_LCDINTMSK);
Arnaud Patard20fd5762005-09-09 13:10:07 -0700470 irqen &= ~S3C2410_LCDINT_FRSYNC;
Ben Dooksf62e7702008-02-06 01:39:41 -0800471 writel(irqen, irq_base + S3C24XX_LCDINTMSK);
Arnaud Patard20fd5762005-09-09 13:10:07 -0700472 }
473
474 local_irq_restore(flags);
475}
476
477/* from pxafb.c */
Krzysztof Heltb0831942007-10-16 01:28:54 -0700478static inline unsigned int chan_to_field(unsigned int chan,
479 struct fb_bitfield *bf)
Arnaud Patard20fd5762005-09-09 13:10:07 -0700480{
481 chan &= 0xffff;
482 chan >>= 16 - bf->length;
483 return chan << bf->offset;
484}
485
486static int s3c2410fb_setcolreg(unsigned regno,
487 unsigned red, unsigned green, unsigned blue,
488 unsigned transp, struct fb_info *info)
489{
490 struct s3c2410fb_info *fbi = info->par;
Krzysztof Helt7ee0fe42007-10-16 01:29:01 -0700491 void __iomem *regs = fbi->io;
Arnaud Patard20fd5762005-09-09 13:10:07 -0700492 unsigned int val;
493
Krzysztof Heltb0831942007-10-16 01:28:54 -0700494 /* dprintk("setcol: regno=%d, rgb=%d,%d,%d\n",
495 regno, red, green, blue); */
Arnaud Patard20fd5762005-09-09 13:10:07 -0700496
Krzysztof Heltb0831942007-10-16 01:28:54 -0700497 switch (info->fix.visual) {
Arnaud Patard20fd5762005-09-09 13:10:07 -0700498 case FB_VISUAL_TRUECOLOR:
Krzysztof Heltb0831942007-10-16 01:28:54 -0700499 /* true-colour, use pseudo-palette */
Arnaud Patard20fd5762005-09-09 13:10:07 -0700500
501 if (regno < 16) {
Krzysztof Heltb0831942007-10-16 01:28:54 -0700502 u32 *pal = info->pseudo_palette;
Arnaud Patard20fd5762005-09-09 13:10:07 -0700503
Krzysztof Heltb0831942007-10-16 01:28:54 -0700504 val = chan_to_field(red, &info->var.red);
505 val |= chan_to_field(green, &info->var.green);
506 val |= chan_to_field(blue, &info->var.blue);
Arnaud Patard20fd5762005-09-09 13:10:07 -0700507
508 pal[regno] = val;
509 }
510 break;
511
512 case FB_VISUAL_PSEUDOCOLOR:
513 if (regno < 256) {
514 /* currently assume RGB 5-6-5 mode */
515
Krzysztof Helt9fa7bc02007-10-16 01:29:05 -0700516 val = (red >> 0) & 0xf800;
517 val |= (green >> 5) & 0x07e0;
518 val |= (blue >> 11) & 0x001f;
Arnaud Patard20fd5762005-09-09 13:10:07 -0700519
Krzysztof Helt7ee0fe42007-10-16 01:29:01 -0700520 writel(val, regs + S3C2410_TFTPAL(regno));
Arnaud Patard20fd5762005-09-09 13:10:07 -0700521 schedule_palette_update(fbi, regno, val);
522 }
523
524 break;
525
526 default:
Krzysztof Heltb0831942007-10-16 01:28:54 -0700527 return 1; /* unknown type */
Arnaud Patard20fd5762005-09-09 13:10:07 -0700528 }
529
530 return 0;
531}
532
Ben Dooks673b4602008-05-23 13:04:55 -0700533/* s3c2410fb_lcd_enable
534 *
535 * shutdown the lcd controller
536 */
537static void s3c2410fb_lcd_enable(struct s3c2410fb_info *fbi, int enable)
538{
539 unsigned long flags;
540
541 local_irq_save(flags);
542
543 if (enable)
544 fbi->regs.lcdcon1 |= S3C2410_LCDCON1_ENVID;
545 else
546 fbi->regs.lcdcon1 &= ~S3C2410_LCDCON1_ENVID;
547
548 writel(fbi->regs.lcdcon1, fbi->io + S3C2410_LCDCON1);
549
550 local_irq_restore(flags);
551}
552
553
Krzysztof Heltb0831942007-10-16 01:28:54 -0700554/*
Arnaud Patard20fd5762005-09-09 13:10:07 -0700555 * s3c2410fb_blank
556 * @blank_mode: the blank mode we want.
557 * @info: frame buffer structure that represents a single frame buffer
558 *
559 * Blank the screen if blank_mode != 0, else unblank. Return 0 if
560 * blanking succeeded, != 0 if un-/blanking failed due to e.g. a
561 * video mode which doesn't support it. Implements VESA suspend
562 * and powerdown modes on hardware that supports disabling hsync/vsync:
Arnaud Patard20fd5762005-09-09 13:10:07 -0700563 *
564 * Returns negative errno on error, or zero on success.
565 *
566 */
567static int s3c2410fb_blank(int blank_mode, struct fb_info *info)
568{
Krzysztof Helt7ee0fe42007-10-16 01:29:01 -0700569 struct s3c2410fb_info *fbi = info->par;
Ben Dooksf62e7702008-02-06 01:39:41 -0800570 void __iomem *tpal_reg = fbi->io;
Krzysztof Helt7ee0fe42007-10-16 01:29:01 -0700571
Arnaud Patard20fd5762005-09-09 13:10:07 -0700572 dprintk("blank(mode=%d, info=%p)\n", blank_mode, info);
573
Ben Dooksf62e7702008-02-06 01:39:41 -0800574 tpal_reg += is_s3c2412(fbi) ? S3C2412_TPAL : S3C2410_TPAL;
575
Jingoo Hanf940b882011-11-29 18:48:25 +0900576 if (blank_mode == FB_BLANK_POWERDOWN)
Ben Dooks673b4602008-05-23 13:04:55 -0700577 s3c2410fb_lcd_enable(fbi, 0);
Jingoo Hanf940b882011-11-29 18:48:25 +0900578 else
Ben Dooks673b4602008-05-23 13:04:55 -0700579 s3c2410fb_lcd_enable(fbi, 1);
Ben Dooks673b4602008-05-23 13:04:55 -0700580
Arnaud Patard20fd5762005-09-09 13:10:07 -0700581 if (blank_mode == FB_BLANK_UNBLANK)
Ben Dooksf62e7702008-02-06 01:39:41 -0800582 writel(0x0, tpal_reg);
Arnaud Patard20fd5762005-09-09 13:10:07 -0700583 else {
584 dprintk("setting TPAL to output 0x000000\n");
Ben Dooksf62e7702008-02-06 01:39:41 -0800585 writel(S3C2410_TPAL_EN, tpal_reg);
Arnaud Patard20fd5762005-09-09 13:10:07 -0700586 }
587
588 return 0;
589}
590
Krzysztof Heltb0831942007-10-16 01:28:54 -0700591static int s3c2410fb_debug_show(struct device *dev,
592 struct device_attribute *attr, char *buf)
Arnaud Patard20fd5762005-09-09 13:10:07 -0700593{
594 return snprintf(buf, PAGE_SIZE, "%s\n", debug ? "on" : "off");
595}
Krzysztof Helt9fa7bc02007-10-16 01:29:05 -0700596
Krzysztof Heltb0831942007-10-16 01:28:54 -0700597static int s3c2410fb_debug_store(struct device *dev,
598 struct device_attribute *attr,
599 const char *buf, size_t len)
Arnaud Patard20fd5762005-09-09 13:10:07 -0700600{
Arnaud Patard20fd5762005-09-09 13:10:07 -0700601 if (len < 1)
602 return -EINVAL;
603
604 if (strnicmp(buf, "on", 2) == 0 ||
605 strnicmp(buf, "1", 1) == 0) {
606 debug = 1;
Sachin Kamat81c16552012-09-10 19:54:21 +0900607 dev_dbg(dev, "s3c2410fb: Debug On");
Arnaud Patard20fd5762005-09-09 13:10:07 -0700608 } else if (strnicmp(buf, "off", 3) == 0 ||
609 strnicmp(buf, "0", 1) == 0) {
610 debug = 0;
Sachin Kamat81c16552012-09-10 19:54:21 +0900611 dev_dbg(dev, "s3c2410fb: Debug Off");
Arnaud Patard20fd5762005-09-09 13:10:07 -0700612 } else {
613 return -EINVAL;
614 }
615
616 return len;
617}
618
Krzysztof Heltb0831942007-10-16 01:28:54 -0700619static DEVICE_ATTR(debug, 0666, s3c2410fb_debug_show, s3c2410fb_debug_store);
Arnaud Patard20fd5762005-09-09 13:10:07 -0700620
621static struct fb_ops s3c2410fb_ops = {
622 .owner = THIS_MODULE,
623 .fb_check_var = s3c2410fb_check_var,
624 .fb_set_par = s3c2410fb_set_par,
625 .fb_blank = s3c2410fb_blank,
626 .fb_setcolreg = s3c2410fb_setcolreg,
627 .fb_fillrect = cfb_fillrect,
628 .fb_copyarea = cfb_copyarea,
629 .fb_imageblit = cfb_imageblit,
Arnaud Patard20fd5762005-09-09 13:10:07 -0700630};
631
Arnaud Patard20fd5762005-09-09 13:10:07 -0700632/*
633 * s3c2410fb_map_video_memory():
634 * Allocates the DRAM memory for the frame buffer. This buffer is
635 * remapped into a non-cached, non-buffered, memory region to
636 * allow palette and pixel writes to occur without flushing the
637 * cache. Once this area is remapped, all virtual memory
638 * access to the video memory should occur at the new region.
639 */
Greg Kroah-Hartman48c68c42012-12-21 13:07:39 -0800640static int s3c2410fb_map_video_memory(struct fb_info *info)
Arnaud Patard20fd5762005-09-09 13:10:07 -0700641{
Krzysztof Helt110c1fa2007-10-16 01:28:55 -0700642 struct s3c2410fb_info *fbi = info->par;
Krzysztof Helt9fa7bc02007-10-16 01:29:05 -0700643 dma_addr_t map_dma;
644 unsigned map_size = PAGE_ALIGN(info->fix.smem_len);
Krzysztof Helt110c1fa2007-10-16 01:28:55 -0700645
Ben Dooks38a02f562008-02-06 01:39:42 -0800646 dprintk("map_video_memory(fbi=%p) map_size %u\n", fbi, map_size);
Arnaud Patard20fd5762005-09-09 13:10:07 -0700647
Krzysztof Helt9fa7bc02007-10-16 01:29:05 -0700648 info->screen_base = dma_alloc_writecombine(fbi->dev, map_size,
649 &map_dma, GFP_KERNEL);
Arnaud Patard20fd5762005-09-09 13:10:07 -0700650
Krzysztof Helt9fa7bc02007-10-16 01:29:05 -0700651 if (info->screen_base) {
Arnaud Patard20fd5762005-09-09 13:10:07 -0700652 /* prevent initial garbage on screen */
653 dprintk("map_video_memory: clear %p:%08x\n",
Krzysztof Helt9fa7bc02007-10-16 01:29:05 -0700654 info->screen_base, map_size);
Ben Dooksc0d40332008-02-06 01:39:43 -0800655 memset(info->screen_base, 0x00, map_size);
Arnaud Patard20fd5762005-09-09 13:10:07 -0700656
Krzysztof Helt9fa7bc02007-10-16 01:29:05 -0700657 info->fix.smem_start = map_dma;
Arnaud Patard20fd5762005-09-09 13:10:07 -0700658
Krzysztof Helt9fa7bc02007-10-16 01:29:05 -0700659 dprintk("map_video_memory: dma=%08lx cpu=%p size=%08x\n",
660 info->fix.smem_start, info->screen_base, map_size);
Arnaud Patard20fd5762005-09-09 13:10:07 -0700661 }
662
Krzysztof Helt9fa7bc02007-10-16 01:29:05 -0700663 return info->screen_base ? 0 : -ENOMEM;
Arnaud Patard20fd5762005-09-09 13:10:07 -0700664}
665
Krzysztof Helt9fa7bc02007-10-16 01:29:05 -0700666static inline void s3c2410fb_unmap_video_memory(struct fb_info *info)
Arnaud Patard20fd5762005-09-09 13:10:07 -0700667{
Krzysztof Helt9fa7bc02007-10-16 01:29:05 -0700668 struct s3c2410fb_info *fbi = info->par;
669
670 dma_free_writecombine(fbi->dev, PAGE_ALIGN(info->fix.smem_len),
671 info->screen_base, info->fix.smem_start);
Arnaud Patard20fd5762005-09-09 13:10:07 -0700672}
673
674static inline void modify_gpio(void __iomem *reg,
675 unsigned long set, unsigned long mask)
676{
677 unsigned long tmp;
678
679 tmp = readl(reg) & ~mask;
680 writel(tmp | set, reg);
681}
682
Arnaud Patard20fd5762005-09-09 13:10:07 -0700683/*
684 * s3c2410fb_init_registers - Initialise all LCD-related registers
685 */
Krzysztof Helt110c1fa2007-10-16 01:28:55 -0700686static int s3c2410fb_init_registers(struct fb_info *info)
Arnaud Patard20fd5762005-09-09 13:10:07 -0700687{
Krzysztof Helt110c1fa2007-10-16 01:28:55 -0700688 struct s3c2410fb_info *fbi = info->par;
Krzysztof Helt9fa7bc02007-10-16 01:29:05 -0700689 struct s3c2410fb_mach_info *mach_info = fbi->dev->platform_data;
Arnaud Patard20fd5762005-09-09 13:10:07 -0700690 unsigned long flags;
Ben Dooksaff39a82007-07-31 00:37:37 -0700691 void __iomem *regs = fbi->io;
Ben Dooksf62e7702008-02-06 01:39:41 -0800692 void __iomem *tpal;
693 void __iomem *lpcsel;
694
695 if (is_s3c2412(fbi)) {
696 tpal = regs + S3C2412_TPAL;
697 lpcsel = regs + S3C2412_TCONSEL;
698 } else {
699 tpal = regs + S3C2410_TPAL;
700 lpcsel = regs + S3C2410_LPCSEL;
701 }
Arnaud Patard20fd5762005-09-09 13:10:07 -0700702
703 /* Initialise LCD with values from haret */
704
705 local_irq_save(flags);
706
707 /* modify the gpio(s) with interrupts set (bjd) */
708
709 modify_gpio(S3C2410_GPCUP, mach_info->gpcup, mach_info->gpcup_mask);
710 modify_gpio(S3C2410_GPCCON, mach_info->gpccon, mach_info->gpccon_mask);
711 modify_gpio(S3C2410_GPDUP, mach_info->gpdup, mach_info->gpdup_mask);
712 modify_gpio(S3C2410_GPDCON, mach_info->gpdcon, mach_info->gpdcon_mask);
713
714 local_irq_restore(flags);
715
Arnaud Patard20fd5762005-09-09 13:10:07 -0700716 dprintk("LPCSEL = 0x%08lx\n", mach_info->lpcsel);
Ben Dooksf62e7702008-02-06 01:39:41 -0800717 writel(mach_info->lpcsel, lpcsel);
Arnaud Patard20fd5762005-09-09 13:10:07 -0700718
Ben Dooksf62e7702008-02-06 01:39:41 -0800719 dprintk("replacing TPAL %08x\n", readl(tpal));
Arnaud Patard20fd5762005-09-09 13:10:07 -0700720
721 /* ensure temporary palette disabled */
Ben Dooksf62e7702008-02-06 01:39:41 -0800722 writel(0x00, tpal);
Arnaud Patard20fd5762005-09-09 13:10:07 -0700723
Arnaud Patard20fd5762005-09-09 13:10:07 -0700724 return 0;
725}
726
727static void s3c2410fb_write_palette(struct s3c2410fb_info *fbi)
728{
729 unsigned int i;
Ben Dooksaff39a82007-07-31 00:37:37 -0700730 void __iomem *regs = fbi->io;
Arnaud Patard20fd5762005-09-09 13:10:07 -0700731
732 fbi->palette_ready = 0;
733
734 for (i = 0; i < 256; i++) {
Krzysztof Heltb0831942007-10-16 01:28:54 -0700735 unsigned long ent = fbi->palette_buffer[i];
736 if (ent == PALETTE_BUFF_CLEAR)
Arnaud Patard20fd5762005-09-09 13:10:07 -0700737 continue;
738
Ben Dooksaff39a82007-07-31 00:37:37 -0700739 writel(ent, regs + S3C2410_TFTPAL(i));
Arnaud Patard20fd5762005-09-09 13:10:07 -0700740
741 /* it seems the only way to know exactly
742 * if the palette wrote ok, is to check
743 * to see if the value verifies ok
744 */
745
Ben Dooksaff39a82007-07-31 00:37:37 -0700746 if (readw(regs + S3C2410_TFTPAL(i)) == ent)
Arnaud Patard20fd5762005-09-09 13:10:07 -0700747 fbi->palette_buffer[i] = PALETTE_BUFF_CLEAR;
748 else
749 fbi->palette_ready = 1; /* retry */
750 }
751}
752
David Howells7d12e782006-10-05 14:55:46 +0100753static irqreturn_t s3c2410fb_irq(int irq, void *dev_id)
Arnaud Patard20fd5762005-09-09 13:10:07 -0700754{
755 struct s3c2410fb_info *fbi = dev_id;
Ben Dooksf62e7702008-02-06 01:39:41 -0800756 void __iomem *irq_base = fbi->irq_base;
757 unsigned long lcdirq = readl(irq_base + S3C24XX_LCDINTPND);
Arnaud Patard20fd5762005-09-09 13:10:07 -0700758
759 if (lcdirq & S3C2410_LCDINT_FRSYNC) {
760 if (fbi->palette_ready)
761 s3c2410fb_write_palette(fbi);
762
Ben Dooksf62e7702008-02-06 01:39:41 -0800763 writel(S3C2410_LCDINT_FRSYNC, irq_base + S3C24XX_LCDINTPND);
764 writel(S3C2410_LCDINT_FRSYNC, irq_base + S3C24XX_LCDSRCPND);
Arnaud Patard20fd5762005-09-09 13:10:07 -0700765 }
766
767 return IRQ_HANDLED;
768}
769
Ben Dooks0dac6ec2009-06-16 15:34:34 -0700770#ifdef CONFIG_CPU_FREQ
771
772static int s3c2410fb_cpufreq_transition(struct notifier_block *nb,
773 unsigned long val, void *data)
774{
Ben Dooks0dac6ec2009-06-16 15:34:34 -0700775 struct s3c2410fb_info *info;
776 struct fb_info *fbinfo;
777 long delta_f;
778
779 info = container_of(nb, struct s3c2410fb_info, freq_transition);
780 fbinfo = platform_get_drvdata(to_platform_device(info->dev));
781
782 /* work out change, <0 for speed-up */
783 delta_f = info->clk_rate - clk_get_rate(info->clk);
784
785 if ((val == CPUFREQ_POSTCHANGE && delta_f > 0) ||
786 (val == CPUFREQ_PRECHANGE && delta_f < 0)) {
787 info->clk_rate = clk_get_rate(info->clk);
788 s3c2410fb_activate_var(fbinfo);
789 }
790
791 return 0;
792}
793
794static inline int s3c2410fb_cpufreq_register(struct s3c2410fb_info *info)
795{
796 info->freq_transition.notifier_call = s3c2410fb_cpufreq_transition;
797
798 return cpufreq_register_notifier(&info->freq_transition,
799 CPUFREQ_TRANSITION_NOTIFIER);
800}
801
802static inline void s3c2410fb_cpufreq_deregister(struct s3c2410fb_info *info)
803{
804 cpufreq_unregister_notifier(&info->freq_transition,
805 CPUFREQ_TRANSITION_NOTIFIER);
806}
807
808#else
809static inline int s3c2410fb_cpufreq_register(struct s3c2410fb_info *info)
810{
811 return 0;
812}
813
814static inline void s3c2410fb_cpufreq_deregister(struct s3c2410fb_info *info)
815{
816}
817#endif
818
819
Jingoo Hanf940b882011-11-29 18:48:25 +0900820static const char driver_name[] = "s3c2410fb";
Arnaud Patard20fd5762005-09-09 13:10:07 -0700821
Greg Kroah-Hartman48c68c42012-12-21 13:07:39 -0800822static int s3c24xxfb_probe(struct platform_device *pdev,
823 enum s3c_drv_type drv_type)
Arnaud Patard20fd5762005-09-09 13:10:07 -0700824{
825 struct s3c2410fb_info *info;
Krzysztof Helt09fe75f2007-10-16 01:28:56 -0700826 struct s3c2410fb_display *display;
Krzysztof Heltb0831942007-10-16 01:28:54 -0700827 struct fb_info *fbinfo;
Krzysztof Helt9fa7bc02007-10-16 01:29:05 -0700828 struct s3c2410fb_mach_info *mach_info;
Ben Dooksaff39a82007-07-31 00:37:37 -0700829 struct resource *res;
Arnaud Patard20fd5762005-09-09 13:10:07 -0700830 int ret;
831 int irq;
832 int i;
Ben Dooksaff39a82007-07-31 00:37:37 -0700833 int size;
Arnaud Patard6931a762006-06-26 00:26:45 -0700834 u32 lcdcon1;
Arnaud Patard20fd5762005-09-09 13:10:07 -0700835
Russell King3ae5eae2005-11-09 22:32:44 +0000836 mach_info = pdev->dev.platform_data;
Arnaud Patard20fd5762005-09-09 13:10:07 -0700837 if (mach_info == NULL) {
Krzysztof Heltb0831942007-10-16 01:28:54 -0700838 dev_err(&pdev->dev,
839 "no platform data for lcd, cannot attach\n");
Arnaud Patard20fd5762005-09-09 13:10:07 -0700840 return -EINVAL;
841 }
842
Ben Dookse8973632008-02-06 01:39:44 -0800843 if (mach_info->default_display >= mach_info->num_displays) {
844 dev_err(&pdev->dev, "default is %d but only %d displays\n",
845 mach_info->default_display, mach_info->num_displays);
846 return -EINVAL;
847 }
848
Krzysztof Helt09fe75f2007-10-16 01:28:56 -0700849 display = mach_info->displays + mach_info->default_display;
Arnaud Patard20fd5762005-09-09 13:10:07 -0700850
851 irq = platform_get_irq(pdev, 0);
852 if (irq < 0) {
Russell King3ae5eae2005-11-09 22:32:44 +0000853 dev_err(&pdev->dev, "no irq for device\n");
Arnaud Patard20fd5762005-09-09 13:10:07 -0700854 return -ENOENT;
855 }
856
Russell King3ae5eae2005-11-09 22:32:44 +0000857 fbinfo = framebuffer_alloc(sizeof(struct s3c2410fb_info), &pdev->dev);
Krzysztof Heltb0831942007-10-16 01:28:54 -0700858 if (!fbinfo)
Arnaud Patard20fd5762005-09-09 13:10:07 -0700859 return -ENOMEM;
Arnaud Patard20fd5762005-09-09 13:10:07 -0700860
Krzysztof Helt9fa7bc02007-10-16 01:29:05 -0700861 platform_set_drvdata(pdev, fbinfo);
862
Arnaud Patard20fd5762005-09-09 13:10:07 -0700863 info = fbinfo->par;
Ben Dooks0187f222007-02-16 01:28:42 -0800864 info->dev = &pdev->dev;
Ben Dooksf62e7702008-02-06 01:39:41 -0800865 info->drv_type = drv_type;
Ben Dooks0187f222007-02-16 01:28:42 -0800866
Ben Dooksaff39a82007-07-31 00:37:37 -0700867 res = platform_get_resource(pdev, IORESOURCE_MEM, 0);
868 if (res == NULL) {
Krzysztof Heltb0831942007-10-16 01:28:54 -0700869 dev_err(&pdev->dev, "failed to get memory registers\n");
Ben Dooksaff39a82007-07-31 00:37:37 -0700870 ret = -ENXIO;
871 goto dealloc_fb;
872 }
873
Julia Lawall08f31532011-04-22 20:11:23 +0000874 size = resource_size(res);
Ben Dooksaff39a82007-07-31 00:37:37 -0700875 info->mem = request_mem_region(res->start, size, pdev->name);
876 if (info->mem == NULL) {
877 dev_err(&pdev->dev, "failed to get memory region\n");
878 ret = -ENOENT;
879 goto dealloc_fb;
880 }
881
882 info->io = ioremap(res->start, size);
883 if (info->io == NULL) {
884 dev_err(&pdev->dev, "ioremap() of registers failed\n");
885 ret = -ENXIO;
886 goto release_mem;
887 }
888
Jingoo Hanf940b882011-11-29 18:48:25 +0900889 if (drv_type == DRV_S3C2412)
890 info->irq_base = info->io + S3C2412_LCDINTBASE;
891 else
892 info->irq_base = info->io + S3C2410_LCDINTBASE;
Ben Dooksf62e7702008-02-06 01:39:41 -0800893
Arnaud Patard20fd5762005-09-09 13:10:07 -0700894 dprintk("devinit\n");
895
896 strcpy(fbinfo->fix.id, driver_name);
897
Krzysztof Helt9fa7bc02007-10-16 01:29:05 -0700898 /* Stop the video */
Ben Dooksaff39a82007-07-31 00:37:37 -0700899 lcdcon1 = readl(info->io + S3C2410_LCDCON1);
900 writel(lcdcon1 & ~S3C2410_LCDCON1_ENVID, info->io + S3C2410_LCDCON1);
Arnaud Patard6931a762006-06-26 00:26:45 -0700901
Arnaud Patard20fd5762005-09-09 13:10:07 -0700902 fbinfo->fix.type = FB_TYPE_PACKED_PIXELS;
903 fbinfo->fix.type_aux = 0;
904 fbinfo->fix.xpanstep = 0;
905 fbinfo->fix.ypanstep = 0;
906 fbinfo->fix.ywrapstep = 0;
907 fbinfo->fix.accel = FB_ACCEL_NONE;
908
909 fbinfo->var.nonstd = 0;
910 fbinfo->var.activate = FB_ACTIVATE_NOW;
Arnaud Patard20fd5762005-09-09 13:10:07 -0700911 fbinfo->var.accel_flags = 0;
912 fbinfo->var.vmode = FB_VMODE_NONINTERLACED;
913
914 fbinfo->fbops = &s3c2410fb_ops;
915 fbinfo->flags = FBINFO_FLAG_DEFAULT;
916 fbinfo->pseudo_palette = &info->pseudo_pal;
917
Arnaud Patard20fd5762005-09-09 13:10:07 -0700918 for (i = 0; i < 256; i++)
919 info->palette_buffer[i] = PALETTE_BUFF_CLEAR;
920
Yong Zhangf8798cc2011-09-22 16:59:16 +0800921 ret = request_irq(irq, s3c2410fb_irq, 0, pdev->name, info);
Arnaud Patard20fd5762005-09-09 13:10:07 -0700922 if (ret) {
Russell King3ae5eae2005-11-09 22:32:44 +0000923 dev_err(&pdev->dev, "cannot get irq %d - err %d\n", irq, ret);
Arnaud Patard20fd5762005-09-09 13:10:07 -0700924 ret = -EBUSY;
Ben Dooksaff39a82007-07-31 00:37:37 -0700925 goto release_regs;
Arnaud Patard20fd5762005-09-09 13:10:07 -0700926 }
927
928 info->clk = clk_get(NULL, "lcd");
Jamie Iles0b2e9cb2011-01-11 12:43:42 +0000929 if (IS_ERR(info->clk)) {
Sachin Kamat81c16552012-09-10 19:54:21 +0900930 dev_err(&pdev->dev, "failed to get lcd clock source\n");
Jamie Iles0b2e9cb2011-01-11 12:43:42 +0000931 ret = PTR_ERR(info->clk);
Arnaud Patard20fd5762005-09-09 13:10:07 -0700932 goto release_irq;
933 }
934
Arnaud Patard20fd5762005-09-09 13:10:07 -0700935 clk_enable(info->clk);
936 dprintk("got and enabled clock\n");
937
Jingoo Han42affc22012-09-10 19:55:12 +0900938 usleep_range(1000, 1100);
Arnaud Patard20fd5762005-09-09 13:10:07 -0700939
Ben Dooks0dac6ec2009-06-16 15:34:34 -0700940 info->clk_rate = clk_get_rate(info->clk);
941
Krzysztof Helt9fa7bc02007-10-16 01:29:05 -0700942 /* find maximum required memory size for display */
943 for (i = 0; i < mach_info->num_displays; i++) {
944 unsigned long smem_len = mach_info->displays[i].xres;
945
946 smem_len *= mach_info->displays[i].yres;
947 smem_len *= mach_info->displays[i].bpp;
948 smem_len >>= 3;
949 if (fbinfo->fix.smem_len < smem_len)
950 fbinfo->fix.smem_len = smem_len;
951 }
952
Arnaud Patard20fd5762005-09-09 13:10:07 -0700953 /* Initialize video memory */
Krzysztof Helt110c1fa2007-10-16 01:28:55 -0700954 ret = s3c2410fb_map_video_memory(fbinfo);
Arnaud Patard20fd5762005-09-09 13:10:07 -0700955 if (ret) {
Sachin Kamat81c16552012-09-10 19:54:21 +0900956 dev_err(&pdev->dev, "Failed to allocate video RAM: %d\n", ret);
Arnaud Patard20fd5762005-09-09 13:10:07 -0700957 ret = -ENOMEM;
958 goto release_clock;
959 }
Ben Dooksaff39a82007-07-31 00:37:37 -0700960
Arnaud Patard20fd5762005-09-09 13:10:07 -0700961 dprintk("got video memory\n");
962
Krzysztof Helt9fa7bc02007-10-16 01:29:05 -0700963 fbinfo->var.xres = display->xres;
964 fbinfo->var.yres = display->yres;
965 fbinfo->var.bits_per_pixel = display->bpp;
966
Krzysztof Helt110c1fa2007-10-16 01:28:55 -0700967 s3c2410fb_init_registers(fbinfo);
Arnaud Patard20fd5762005-09-09 13:10:07 -0700968
Krzysztof Heltb0831942007-10-16 01:28:54 -0700969 s3c2410fb_check_var(&fbinfo->var, fbinfo);
Arnaud Patard20fd5762005-09-09 13:10:07 -0700970
Ben Dooks0dac6ec2009-06-16 15:34:34 -0700971 ret = s3c2410fb_cpufreq_register(info);
972 if (ret < 0) {
973 dev_err(&pdev->dev, "Failed to register cpufreq\n");
974 goto free_video_memory;
975 }
976
Arnaud Patard20fd5762005-09-09 13:10:07 -0700977 ret = register_framebuffer(fbinfo);
978 if (ret < 0) {
Sachin Kamat81c16552012-09-10 19:54:21 +0900979 dev_err(&pdev->dev, "Failed to register framebuffer device: %d\n",
Krzysztof Heltb0831942007-10-16 01:28:54 -0700980 ret);
Ben Dooks0dac6ec2009-06-16 15:34:34 -0700981 goto free_cpufreq;
Arnaud Patard20fd5762005-09-09 13:10:07 -0700982 }
983
984 /* create device files */
Ben Dooksd585dfe2008-05-23 13:04:56 -0700985 ret = device_create_file(&pdev->dev, &dev_attr_debug);
Jingoo Hanf940b882011-11-29 18:48:25 +0900986 if (ret)
Sachin Kamat81c16552012-09-10 19:54:21 +0900987 dev_err(&pdev->dev, "failed to add debug attribute\n");
Arnaud Patard20fd5762005-09-09 13:10:07 -0700988
Sachin Kamat81c16552012-09-10 19:54:21 +0900989 dev_info(&pdev->dev, "fb%d: %s frame buffer device\n",
Arnaud Patard20fd5762005-09-09 13:10:07 -0700990 fbinfo->node, fbinfo->fix.id);
991
992 return 0;
993
Ben Dooks0dac6ec2009-06-16 15:34:34 -0700994 free_cpufreq:
995 s3c2410fb_cpufreq_deregister(info);
Arnaud Patard20fd5762005-09-09 13:10:07 -0700996free_video_memory:
Krzysztof Helt9fa7bc02007-10-16 01:29:05 -0700997 s3c2410fb_unmap_video_memory(fbinfo);
Arnaud Patard20fd5762005-09-09 13:10:07 -0700998release_clock:
999 clk_disable(info->clk);
Arnaud Patard20fd5762005-09-09 13:10:07 -07001000 clk_put(info->clk);
1001release_irq:
Krzysztof Heltb0831942007-10-16 01:28:54 -07001002 free_irq(irq, info);
Ben Dooksaff39a82007-07-31 00:37:37 -07001003release_regs:
1004 iounmap(info->io);
Arnaud Patard20fd5762005-09-09 13:10:07 -07001005release_mem:
Julia Lawall08f31532011-04-22 20:11:23 +00001006 release_mem_region(res->start, size);
Arnaud Patard20fd5762005-09-09 13:10:07 -07001007dealloc_fb:
Krzysztof Helt9fa7bc02007-10-16 01:29:05 -07001008 platform_set_drvdata(pdev, NULL);
Arnaud Patard20fd5762005-09-09 13:10:07 -07001009 framebuffer_release(fbinfo);
1010 return ret;
1011}
1012
Greg Kroah-Hartman48c68c42012-12-21 13:07:39 -08001013static int s3c2410fb_probe(struct platform_device *pdev)
Ben Dooksf62e7702008-02-06 01:39:41 -08001014{
1015 return s3c24xxfb_probe(pdev, DRV_S3C2410);
1016}
1017
Greg Kroah-Hartman48c68c42012-12-21 13:07:39 -08001018static int s3c2412fb_probe(struct platform_device *pdev)
Ben Dooksf62e7702008-02-06 01:39:41 -08001019{
1020 return s3c24xxfb_probe(pdev, DRV_S3C2412);
1021}
1022
Arnaud Patard20fd5762005-09-09 13:10:07 -07001023
1024/*
1025 * Cleanup
1026 */
Greg Kroah-Hartman48c68c42012-12-21 13:07:39 -08001027static int s3c2410fb_remove(struct platform_device *pdev)
Arnaud Patard20fd5762005-09-09 13:10:07 -07001028{
Krzysztof Heltb0831942007-10-16 01:28:54 -07001029 struct fb_info *fbinfo = platform_get_drvdata(pdev);
Arnaud Patard20fd5762005-09-09 13:10:07 -07001030 struct s3c2410fb_info *info = fbinfo->par;
1031 int irq;
1032
Krzysztof Helt9fa7bc02007-10-16 01:29:05 -07001033 unregister_framebuffer(fbinfo);
Ben Dooks0dac6ec2009-06-16 15:34:34 -07001034 s3c2410fb_cpufreq_deregister(info);
Krzysztof Helt9fa7bc02007-10-16 01:29:05 -07001035
Ben Dooks673b4602008-05-23 13:04:55 -07001036 s3c2410fb_lcd_enable(info, 0);
Jingoo Han42affc22012-09-10 19:55:12 +09001037 usleep_range(1000, 1100);
Arnaud Patard20fd5762005-09-09 13:10:07 -07001038
Krzysztof Helt9fa7bc02007-10-16 01:29:05 -07001039 s3c2410fb_unmap_video_memory(fbinfo);
Arnaud Patard20fd5762005-09-09 13:10:07 -07001040
Krzysztof Heltb0831942007-10-16 01:28:54 -07001041 if (info->clk) {
1042 clk_disable(info->clk);
1043 clk_put(info->clk);
1044 info->clk = NULL;
Arnaud Patard20fd5762005-09-09 13:10:07 -07001045 }
1046
1047 irq = platform_get_irq(pdev, 0);
Krzysztof Heltb0831942007-10-16 01:28:54 -07001048 free_irq(irq, info);
Ben Dooksaff39a82007-07-31 00:37:37 -07001049
Krzysztof Helt9fa7bc02007-10-16 01:29:05 -07001050 iounmap(info->io);
1051
Julia Lawall08f31532011-04-22 20:11:23 +00001052 release_mem_region(info->mem->start, resource_size(info->mem));
Krzysztof Helt9fa7bc02007-10-16 01:29:05 -07001053
1054 platform_set_drvdata(pdev, NULL);
1055 framebuffer_release(fbinfo);
Arnaud Patard20fd5762005-09-09 13:10:07 -07001056
1057 return 0;
1058}
1059
1060#ifdef CONFIG_PM
1061
1062/* suspend and resume support for the lcd controller */
Russell King3ae5eae2005-11-09 22:32:44 +00001063static int s3c2410fb_suspend(struct platform_device *dev, pm_message_t state)
Arnaud Patard20fd5762005-09-09 13:10:07 -07001064{
Russell King3ae5eae2005-11-09 22:32:44 +00001065 struct fb_info *fbinfo = platform_get_drvdata(dev);
Arnaud Patard20fd5762005-09-09 13:10:07 -07001066 struct s3c2410fb_info *info = fbinfo->par;
1067
Ben Dooks673b4602008-05-23 13:04:55 -07001068 s3c2410fb_lcd_enable(info, 0);
Arnaud Patard20fd5762005-09-09 13:10:07 -07001069
Russell King9480e302005-10-28 09:52:56 -07001070 /* sleep before disabling the clock, we need to ensure
1071 * the LCD DMA engine is not going to get back on the bus
1072 * before the clock goes off again (bjd) */
Arnaud Patard20fd5762005-09-09 13:10:07 -07001073
Jingoo Han42affc22012-09-10 19:55:12 +09001074 usleep_range(1000, 1100);
Russell King9480e302005-10-28 09:52:56 -07001075 clk_disable(info->clk);
Arnaud Patard20fd5762005-09-09 13:10:07 -07001076
1077 return 0;
1078}
1079
Russell King3ae5eae2005-11-09 22:32:44 +00001080static int s3c2410fb_resume(struct platform_device *dev)
Arnaud Patard20fd5762005-09-09 13:10:07 -07001081{
Russell King3ae5eae2005-11-09 22:32:44 +00001082 struct fb_info *fbinfo = platform_get_drvdata(dev);
Arnaud Patard20fd5762005-09-09 13:10:07 -07001083 struct s3c2410fb_info *info = fbinfo->par;
1084
Russell King9480e302005-10-28 09:52:56 -07001085 clk_enable(info->clk);
Jingoo Han42affc22012-09-10 19:55:12 +09001086 usleep_range(1000, 1100);
Arnaud Patard20fd5762005-09-09 13:10:07 -07001087
Krzysztof Heltf0466442008-01-14 00:55:20 -08001088 s3c2410fb_init_registers(fbinfo);
Arnaud Patard20fd5762005-09-09 13:10:07 -07001089
Daniel Silverstone60f793d2009-02-10 13:40:38 +01001090 /* re-activate our display after resume */
1091 s3c2410fb_activate_var(fbinfo);
1092 s3c2410fb_blank(FB_BLANK_UNBLANK, fbinfo);
1093
Arnaud Patard20fd5762005-09-09 13:10:07 -07001094 return 0;
1095}
1096
1097#else
1098#define s3c2410fb_suspend NULL
1099#define s3c2410fb_resume NULL
1100#endif
1101
Russell King3ae5eae2005-11-09 22:32:44 +00001102static struct platform_driver s3c2410fb_driver = {
Arnaud Patard20fd5762005-09-09 13:10:07 -07001103 .probe = s3c2410fb_probe,
Greg Kroah-Hartman48c68c42012-12-21 13:07:39 -08001104 .remove = s3c2410fb_remove,
Arnaud Patard20fd5762005-09-09 13:10:07 -07001105 .suspend = s3c2410fb_suspend,
1106 .resume = s3c2410fb_resume,
Russell King3ae5eae2005-11-09 22:32:44 +00001107 .driver = {
1108 .name = "s3c2410-lcd",
1109 .owner = THIS_MODULE,
1110 },
Arnaud Patard20fd5762005-09-09 13:10:07 -07001111};
1112
Ben Dooksf62e7702008-02-06 01:39:41 -08001113static struct platform_driver s3c2412fb_driver = {
1114 .probe = s3c2412fb_probe,
Greg Kroah-Hartman48c68c42012-12-21 13:07:39 -08001115 .remove = s3c2410fb_remove,
Ben Dooksf62e7702008-02-06 01:39:41 -08001116 .suspend = s3c2410fb_suspend,
1117 .resume = s3c2410fb_resume,
1118 .driver = {
1119 .name = "s3c2412-lcd",
1120 .owner = THIS_MODULE,
1121 },
1122};
1123
Krzysztof Helt9fa7bc02007-10-16 01:29:05 -07001124int __init s3c2410fb_init(void)
Arnaud Patard20fd5762005-09-09 13:10:07 -07001125{
Ben Dooksf62e7702008-02-06 01:39:41 -08001126 int ret = platform_driver_register(&s3c2410fb_driver);
1127
1128 if (ret == 0)
Joe Perchesa419aef2009-08-18 11:18:35 -07001129 ret = platform_driver_register(&s3c2412fb_driver);
Ben Dooksf62e7702008-02-06 01:39:41 -08001130
1131 return ret;
Arnaud Patard20fd5762005-09-09 13:10:07 -07001132}
1133
1134static void __exit s3c2410fb_cleanup(void)
1135{
Russell King3ae5eae2005-11-09 22:32:44 +00001136 platform_driver_unregister(&s3c2410fb_driver);
Ben Dooksf62e7702008-02-06 01:39:41 -08001137 platform_driver_unregister(&s3c2412fb_driver);
Arnaud Patard20fd5762005-09-09 13:10:07 -07001138}
1139
Arnaud Patard20fd5762005-09-09 13:10:07 -07001140module_init(s3c2410fb_init);
1141module_exit(s3c2410fb_cleanup);
1142
Jingoo Han42affc22012-09-10 19:55:12 +09001143MODULE_AUTHOR("Arnaud Patard <arnaud.patard@rtp-net.org>");
1144MODULE_AUTHOR("Ben Dooks <ben-linux@fluff.org>");
Arnaud Patard20fd5762005-09-09 13:10:07 -07001145MODULE_DESCRIPTION("Framebuffer driver for the s3c2410");
1146MODULE_LICENSE("GPL");
Ben Dooksee294202008-05-23 13:04:57 -07001147MODULE_ALIAS("platform:s3c2410-lcd");
1148MODULE_ALIAS("platform:s3c2412-lcd");