blob: 39023dde1cc4c869ed9d7f4ed9b8baa623206ad7 [file] [log] [blame]
Stephen Rothwellda80d462005-11-03 15:14:36 +11001#ifndef _ASM_POWERPC_PTRACE_H
2#define _ASM_POWERPC_PTRACE_H
Linus Torvalds1da177e2005-04-16 15:20:36 -07003
4/*
5 * Copyright (C) 2001 PPC64 Team, IBM Corp
6 *
7 * This struct defines the way the registers are stored on the
8 * kernel stack during a system call or other kernel entry.
9 *
10 * this should only contain volatile regs
11 * since we can keep non-volatile in the thread_struct
12 * should set this up when only volatiles are saved
13 * by intr code.
14 *
15 * Since this is going on the stack, *CARE MUST BE TAKEN* to insure
16 * that the overall structure is a multiple of 16 bytes in length.
17 *
18 * Note that the offsets of the fields in this struct correspond with
Stephen Rothwellda80d462005-11-03 15:14:36 +110019 * the PT_* values below. This simplifies arch/powerpc/kernel/ptrace.c.
Linus Torvalds1da177e2005-04-16 15:20:36 -070020 *
21 * This program is free software; you can redistribute it and/or
22 * modify it under the terms of the GNU General Public License
23 * as published by the Free Software Foundation; either version
24 * 2 of the License, or (at your option) any later version.
25 */
26
27#ifndef __ASSEMBLY__
Anton Blancharda0987222005-09-10 16:01:08 +100028
Linus Torvalds1da177e2005-04-16 15:20:36 -070029struct pt_regs {
Anton Blancharda0987222005-09-10 16:01:08 +100030 unsigned long gpr[32];
31 unsigned long nip;
32 unsigned long msr;
Stephen Rothwellda80d462005-11-03 15:14:36 +110033 unsigned long orig_gpr3; /* Used for restarting system calls */
Anton Blancharda0987222005-09-10 16:01:08 +100034 unsigned long ctr;
35 unsigned long link;
36 unsigned long xer;
37 unsigned long ccr;
Stephen Rothwellda80d462005-11-03 15:14:36 +110038#ifdef __powerpc64__
39 unsigned long softe; /* Soft enabled/disabled */
40#else
41 unsigned long mq; /* 601 only (not used at present) */
42 /* Used on APUS to hold IPL value. */
43#endif
44 unsigned long trap; /* Reason for being here */
45 /* N.B. for critical exceptions on 4xx, the dar and dsisr
46 fields are overloaded to hold srr0 and srr1. */
47 unsigned long dar; /* Fault registers */
48 unsigned long dsisr; /* on 4xx/Book-E used for ESR */
49 unsigned long result; /* Result of a system call */
Linus Torvalds1da177e2005-04-16 15:20:36 -070050};
51
Stephen Rothwellda80d462005-11-03 15:14:36 +110052#endif /* __ASSEMBLY__ */
Linus Torvalds1da177e2005-04-16 15:20:36 -070053
Anton Blancharda0987222005-09-10 16:01:08 +100054#ifdef __KERNEL__
55
Stephen Rothwellda80d462005-11-03 15:14:36 +110056#ifdef __powerpc64__
Anton Blancharda0987222005-09-10 16:01:08 +100057
Roland McGrath81e695c2007-12-20 03:58:55 -080058#define __ARCH_WANT_COMPAT_SYS_PTRACE
59
Anton Blancharda0987222005-09-10 16:01:08 +100060#define STACK_FRAME_OVERHEAD 112 /* size of minimum stack frame */
Benjamin Herrenschmidtec2b36b2008-04-17 14:34:59 +100061#define STACK_FRAME_LR_SAVE 2 /* Location of LR in stack frame */
62#define STACK_FRAME_REGS_MARKER ASM_CONST(0x7265677368657265)
63#define STACK_INT_FRAME_SIZE (sizeof(struct pt_regs) + \
64 STACK_FRAME_OVERHEAD + 288)
65#define STACK_FRAME_MARKER 12
Anton Blancharda0987222005-09-10 16:01:08 +100066
67/* Size of dummy stack frame allocated when calling signal handler. */
68#define __SIGNAL_FRAMESIZE 128
69#define __SIGNAL_FRAMESIZE32 64
70
Stephen Rothwellda80d462005-11-03 15:14:36 +110071#else /* __powerpc64__ */
72
73#define STACK_FRAME_OVERHEAD 16 /* size of minimum stack frame */
Benjamin Herrenschmidtec2b36b2008-04-17 14:34:59 +100074#define STACK_FRAME_LR_SAVE 1 /* Location of LR in stack frame */
75#define STACK_FRAME_REGS_MARKER ASM_CONST(0x72656773)
76#define STACK_INT_FRAME_SIZE (sizeof(struct pt_regs) + STACK_FRAME_OVERHEAD)
77#define STACK_FRAME_MARKER 2
Stephen Rothwellda80d462005-11-03 15:14:36 +110078
79/* Size of stack frame allocated when calling signal handler. */
80#define __SIGNAL_FRAMESIZE 64
81
82#endif /* __powerpc64__ */
83
84#ifndef __ASSEMBLY__
85
86#define instruction_pointer(regs) ((regs)->nip)
Ananth N Mavinakayanahallib3f827c2006-10-02 02:17:31 -070087#define regs_return_value(regs) ((regs)->gpr[3])
88
Stephen Rothwellda80d462005-11-03 15:14:36 +110089#ifdef CONFIG_SMP
90extern unsigned long profile_pc(struct pt_regs *regs);
91#else
92#define profile_pc(regs) instruction_pointer(regs)
93#endif
94
95#ifdef __powerpc64__
96#define user_mode(regs) ((((regs)->msr) >> MSR_PR_LG) & 0x1)
97#else
98#define user_mode(regs) (((regs)->msr & MSR_PR) != 0)
99#endif
100
101#define force_successful_syscall_return() \
102 do { \
David Woodhouse401d1f02005-11-15 18:52:18 +0000103 set_thread_flag(TIF_NOERROR); \
Stephen Rothwellda80d462005-11-03 15:14:36 +1100104 } while(0)
105
Benjamin Herrenschmidt865418d2007-06-04 15:15:44 +1000106struct task_struct;
107extern unsigned long ptrace_get_reg(struct task_struct *task, int regno);
108extern int ptrace_put_reg(struct task_struct *task, int regno,
109 unsigned long data);
110
Stephen Rothwellda80d462005-11-03 15:14:36 +1100111/*
112 * We use the least-significant bit of the trap field to indicate
113 * whether we have saved the full set of registers, or only a
114 * partial set. A 1 there means the partial set.
115 * On 4xx we use the next bit to indicate whether the exception
116 * is a critical exception (1 means it is).
117 */
118#define FULL_REGS(regs) (((regs)->trap & 1) == 0)
119#ifndef __powerpc64__
Benjamin Herrenschmidt47c0bd12007-12-21 15:39:21 +1100120#define IS_CRITICAL_EXC(regs) (((regs)->trap & 2) != 0)
121#define IS_MCHECK_EXC(regs) (((regs)->trap & 4) != 0)
Stephen Rothwellda80d462005-11-03 15:14:36 +1100122#endif /* ! __powerpc64__ */
123#define TRAP(regs) ((regs)->trap & ~0xF)
124#ifdef __powerpc64__
125#define CHECK_FULL_REGS(regs) BUG_ON(regs->trap & 1)
126#else
127#define CHECK_FULL_REGS(regs) \
128do { \
129 if ((regs)->trap & 1) \
130 printk(KERN_CRIT "%s: partial register set\n", __FUNCTION__); \
131} while (0)
132#endif /* __powerpc64__ */
133
Roland McGrath2a84b0d2008-01-30 13:30:51 +0100134/*
135 * These are defined as per linux/ptrace.h, which see.
136 */
137#define arch_has_single_step() (1)
138extern void user_enable_single_step(struct task_struct *);
139extern void user_disable_single_step(struct task_struct *);
140
Stephen Rothwellda80d462005-11-03 15:14:36 +1100141#endif /* __ASSEMBLY__ */
142
143#endif /* __KERNEL__ */
144
Linus Torvalds1da177e2005-04-16 15:20:36 -0700145/*
146 * Offsets used by 'ptrace' system call interface.
Stephen Rothwellda80d462005-11-03 15:14:36 +1100147 * These can't be changed without breaking binary compatibility
148 * with MkLinux, etc.
Linus Torvalds1da177e2005-04-16 15:20:36 -0700149 */
150#define PT_R0 0
151#define PT_R1 1
152#define PT_R2 2
153#define PT_R3 3
154#define PT_R4 4
155#define PT_R5 5
156#define PT_R6 6
157#define PT_R7 7
158#define PT_R8 8
159#define PT_R9 9
160#define PT_R10 10
161#define PT_R11 11
162#define PT_R12 12
163#define PT_R13 13
164#define PT_R14 14
165#define PT_R15 15
166#define PT_R16 16
167#define PT_R17 17
168#define PT_R18 18
169#define PT_R19 19
170#define PT_R20 20
171#define PT_R21 21
172#define PT_R22 22
173#define PT_R23 23
174#define PT_R24 24
175#define PT_R25 25
176#define PT_R26 26
177#define PT_R27 27
178#define PT_R28 28
179#define PT_R29 29
180#define PT_R30 30
181#define PT_R31 31
182
183#define PT_NIP 32
184#define PT_MSR 33
Linus Torvalds1da177e2005-04-16 15:20:36 -0700185#define PT_ORIG_R3 34
Linus Torvalds1da177e2005-04-16 15:20:36 -0700186#define PT_CTR 35
187#define PT_LNK 36
188#define PT_XER 37
189#define PT_CCR 38
Stephen Rothwellda80d462005-11-03 15:14:36 +1100190#ifndef __powerpc64__
191#define PT_MQ 39
192#else
Linus Torvalds1da177e2005-04-16 15:20:36 -0700193#define PT_SOFTE 39
Benjamin Herrenschmidte17666b2007-06-04 15:15:43 +1000194#endif
Anton Blancharda0987222005-09-10 16:01:08 +1000195#define PT_TRAP 40
196#define PT_DAR 41
197#define PT_DSISR 42
Linus Torvalds1da177e2005-04-16 15:20:36 -0700198#define PT_RESULT 43
Benjamin Herrenschmidte17666b2007-06-04 15:15:43 +1000199#define PT_REGS_COUNT 44
Linus Torvalds1da177e2005-04-16 15:20:36 -0700200
Stephen Rothwellda80d462005-11-03 15:14:36 +1100201#define PT_FPR0 48 /* each FP reg occupies 2 slots in this space */
Linus Torvalds1da177e2005-04-16 15:20:36 -0700202
Stephen Rothwellda80d462005-11-03 15:14:36 +1100203#ifndef __powerpc64__
204
205#define PT_FPR31 (PT_FPR0 + 2*31)
206#define PT_FPSCR (PT_FPR0 + 2*32 + 1)
207
208#else /* __powerpc64__ */
209
Anton Blancharda0987222005-09-10 16:01:08 +1000210#define PT_FPSCR (PT_FPR0 + 32) /* each FP reg occupies 1 slot in 64-bit space */
Linus Torvalds1da177e2005-04-16 15:20:36 -0700211
212#ifdef __KERNEL__
Anton Blancharda0987222005-09-10 16:01:08 +1000213#define PT_FPSCR32 (PT_FPR0 + 2*32 + 1) /* each FP reg occupies 2 32-bit userspace slots */
Linus Torvalds1da177e2005-04-16 15:20:36 -0700214#endif
215
216#define PT_VR0 82 /* each Vector reg occupies 2 slots in 64-bit */
217#define PT_VSCR (PT_VR0 + 32*2 + 1)
218#define PT_VRSAVE (PT_VR0 + 33*2)
219
220#ifdef __KERNEL__
221#define PT_VR0_32 164 /* each Vector reg occupies 4 slots in 32-bit */
222#define PT_VSCR_32 (PT_VR0 + 32*4 + 3)
223#define PT_VRSAVE_32 (PT_VR0 + 33*4)
224#endif
225
Stephen Rothwellda80d462005-11-03 15:14:36 +1100226#endif /* __powerpc64__ */
227
Linus Torvalds1da177e2005-04-16 15:20:36 -0700228/*
Stephen Rothwellda80d462005-11-03 15:14:36 +1100229 * Get/set all the altivec registers vr0..vr31, vscr, vrsave, in one go.
230 * The transfer totals 34 quadword. Quadwords 0-31 contain the
231 * corresponding vector registers. Quadword 32 contains the vscr as the
232 * last word (offset 12) within that quadword. Quadword 33 contains the
Linus Torvalds1da177e2005-04-16 15:20:36 -0700233 * vrsave as the first word (offset 0) within the quadword.
234 *
Stephen Rothwellda80d462005-11-03 15:14:36 +1100235 * This definition of the VMX state is compatible with the current PPC32
236 * ptrace interface. This allows signal handling and ptrace to use the same
237 * structures. This also simplifies the implementation of a bi-arch
Linus Torvalds1da177e2005-04-16 15:20:36 -0700238 * (combined (32- and 64-bit) gdb.
239 */
240#define PTRACE_GETVRREGS 18
241#define PTRACE_SETVRREGS 19
242
Stephen Rothwellda80d462005-11-03 15:14:36 +1100243/* Get/set all the upper 32-bits of the SPE registers, accumulator, and
244 * spefscr, in one go */
245#define PTRACE_GETEVRREGS 20
246#define PTRACE_SETEVRREGS 21
Linus Torvalds1da177e2005-04-16 15:20:36 -0700247
Anton Blancharda94d3082005-09-10 16:01:10 +1000248/*
249 * Get or set a debug register. The first 16 are DABR registers and the
250 * second 16 are IABR registers.
251 */
252#define PTRACE_GET_DEBUGREG 25
253#define PTRACE_SET_DEBUGREG 26
254
Benjamin Herrenschmidte17666b2007-06-04 15:15:43 +1000255/* (new) PTRACE requests using the same numbers as x86 and the same
256 * argument ordering. Additionally, they support more registers too
257 */
258#define PTRACE_GETREGS 12
259#define PTRACE_SETREGS 13
260#define PTRACE_GETFPREGS 14
261#define PTRACE_SETFPREGS 15
262#define PTRACE_GETREGS64 22
263#define PTRACE_SETREGS64 23
264
265/* (old) PTRACE requests with inverted arguments */
Anton Blancharda0987222005-09-10 16:01:08 +1000266#define PPC_PTRACE_GETREGS 0x99 /* Get GPRs 0 - 31 */
267#define PPC_PTRACE_SETREGS 0x98 /* Set GPRs 0 - 31 */
268#define PPC_PTRACE_GETFPREGS 0x97 /* Get FPRs 0 - 31 */
269#define PPC_PTRACE_SETFPREGS 0x96 /* Set FPRs 0 - 31 */
270
271/* Calls to trace a 64bit program from a 32bit program */
272#define PPC_PTRACE_PEEKTEXT_3264 0x95
273#define PPC_PTRACE_PEEKDATA_3264 0x94
274#define PPC_PTRACE_POKETEXT_3264 0x93
275#define PPC_PTRACE_POKEDATA_3264 0x92
276#define PPC_PTRACE_PEEKUSR_3264 0x91
277#define PPC_PTRACE_POKEUSR_3264 0x90
Linus Torvalds1da177e2005-04-16 15:20:36 -0700278
Stephen Rothwellda80d462005-11-03 15:14:36 +1100279#endif /* _ASM_POWERPC_PTRACE_H */