blob: fffdf00f87b91bd94f09071db3b999f7e5e5d210 [file] [log] [blame]
Linus Torvalds1da177e2005-04-16 15:20:36 -07001/*
2 * include/linux/fsl_devices.h
3 *
4 * Definitions for any platform device related flags or structures for
5 * Freescale processor devices
6 *
Kumar Gala4c8d3d92005-11-13 16:06:30 -08007 * Maintainer: Kumar Gala <galak@kernel.crashing.org>
Linus Torvalds1da177e2005-04-16 15:20:36 -07008 *
9 * Copyright 2004 Freescale Semiconductor, Inc
10 *
11 * This program is free software; you can redistribute it and/or modify it
12 * under the terms of the GNU General Public License as published by the
13 * Free Software Foundation; either version 2 of the License, or (at your
14 * option) any later version.
15 */
16
Linus Torvalds1da177e2005-04-16 15:20:36 -070017#ifndef _FSL_DEVICE_H_
18#define _FSL_DEVICE_H_
19
20#include <linux/types.h>
21
22/*
23 * Some conventions on how we handle peripherals on Freescale chips
24 *
25 * unique device: a platform_device entry in fsl_plat_devs[] plus
26 * associated device information in its platform_data structure.
27 *
28 * A chip is described by a set of unique devices.
29 *
30 * Each sub-arch has its own master list of unique devices and
31 * enumerates them by enum fsl_devices in a sub-arch specific header
32 *
33 * The platform data structure is broken into two parts. The
34 * first is device specific information that help identify any
35 * unique features of a peripheral. The second is any
36 * information that may be defined by the board or how the device
37 * is connected externally of the chip.
38 *
39 * naming conventions:
40 * - platform data structures: <driver>_platform_data
41 * - platform data device flags: FSL_<driver>_DEV_<FLAG>
42 * - platform data board flags: FSL_<driver>_BRD_<FLAG>
43 *
44 */
45
Randy Vinson80cb9ae2006-01-20 13:53:38 -080046enum fsl_usb2_operating_modes {
47 FSL_USB2_MPH_HOST,
48 FSL_USB2_DR_HOST,
49 FSL_USB2_DR_DEVICE,
50 FSL_USB2_DR_OTG,
51};
52
53enum fsl_usb2_phy_modes {
54 FSL_USB2_PHY_NONE,
55 FSL_USB2_PHY_ULPI,
56 FSL_USB2_PHY_UTMI,
57 FSL_USB2_PHY_UTMI_WIDE,
58 FSL_USB2_PHY_SERIAL,
59};
60
Anatolij Gustschin230f7ed2010-09-28 20:55:21 +020061struct clk;
62struct platform_device;
63
Randy Vinson80cb9ae2006-01-20 13:53:38 -080064struct fsl_usb2_platform_data {
65 /* board specific information */
Li Yang98658532006-10-03 23:10:46 -050066 enum fsl_usb2_operating_modes operating_mode;
67 enum fsl_usb2_phy_modes phy_mode;
68 unsigned int port_enables;
Eric Bénard69cb1ec2010-10-15 14:30:58 +020069 unsigned int workaround;
Anatolij Gustschin230f7ed2010-09-28 20:55:21 +020070
71 int (*init)(struct platform_device *);
72 void (*exit)(struct platform_device *);
73 void __iomem *regs; /* ioremap'd register base */
74 struct clk *clk;
Anatolij Gustschin83722bc2011-04-18 22:02:00 +020075 unsigned power_budget; /* hcd->power_budget */
Anatolij Gustschin230f7ed2010-09-28 20:55:21 +020076 unsigned big_endian_mmio:1;
77 unsigned big_endian_desc:1;
78 unsigned es:1; /* need USBMODE:ES */
79 unsigned le_setup_buf:1;
80 unsigned have_sysif_regs:1;
81 unsigned invert_drvvbus:1;
82 unsigned invert_pwr_fault:1;
Anatolij Gustschin13b7ee2a2011-04-18 22:01:55 +020083
84 unsigned suspended:1;
85 unsigned already_suspended:1;
86
87 /* register save area for suspend/resume */
88 u32 pm_command;
89 u32 pm_status;
90 u32 pm_intr_enable;
91 u32 pm_frame_index;
92 u32 pm_segment;
93 u32 pm_frame_list;
94 u32 pm_async_next;
95 u32 pm_configured_flag;
96 u32 pm_portsc;
97 u32 pm_usbgenctrl;
Randy Vinson80cb9ae2006-01-20 13:53:38 -080098};
99
100/* Flags in fsl_usb2_mph_platform_data */
101#define FSL_USB2_PORT0_ENABLED 0x00000001
102#define FSL_USB2_PORT1_ENABLED 0x00000002
103
Eric Bénard69cb1ec2010-10-15 14:30:58 +0200104#define FLS_USB2_WORKAROUND_ENGCM09152 (1 << 0)
105
Anton Vorontsov364fdbc2009-03-31 15:24:36 -0700106struct spi_device;
107
Kumar Galaccf06992006-05-20 15:00:15 -0700108struct fsl_spi_platform_data {
109 u32 initial_spmode; /* initial SPMODE value */
Anton Vorontsov35b4b3c2009-03-31 15:24:37 -0700110 s16 bus_num;
Anton Vorontsov87ec0e92009-10-12 20:49:25 +0400111 unsigned int flags;
Benjamin Herrenschmidt7d6709a2009-11-24 16:06:48 +1100112#define SPI_QE_CPU_MODE (1 << 0) /* QE CPU ("PIO") mode */
113#define SPI_CPM_MODE (1 << 1) /* CPM/QE ("DMA") mode */
114#define SPI_CPM1 (1 << 2) /* SPI unit is in CPM1 block */
115#define SPI_CPM2 (1 << 3) /* SPI unit is in CPM2 block */
116#define SPI_QE (1 << 4) /* SPI unit is in QE block */
Kumar Galaccf06992006-05-20 15:00:15 -0700117 /* board specific information */
118 u16 max_chipselect;
Anton Vorontsov364fdbc2009-03-31 15:24:36 -0700119 void (*cs_control)(struct spi_device *spi, bool on);
Kumar Galaccf06992006-05-20 15:00:15 -0700120 u32 sysclk;
121};
122
Vitaly Bordug80128ff2007-07-09 11:37:35 -0700123struct mpc8xx_pcmcia_ops {
124 void(*hw_ctrl)(int slot, int enable);
125 int(*voltage_set)(int slot, int vcc, int vpp);
126};
127
Scott Woodd49747b2007-10-09 12:37:13 -0500128/* Returns non-zero if the current suspend operation would
129 * lead to a deep sleep (i.e. power removed from the core,
130 * instead of just the clock).
131 */
Anton Vorontsov2e9d5462009-09-23 22:52:38 +0400132#if defined(CONFIG_PPC_83xx) && defined(CONFIG_SUSPEND)
Scott Woodd49747b2007-10-09 12:37:13 -0500133int fsl_deep_sleep(void);
Anton Vorontsov2e9d5462009-09-23 22:52:38 +0400134#else
135static inline int fsl_deep_sleep(void) { return 0; }
136#endif
Scott Woodd49747b2007-10-09 12:37:13 -0500137
Li Yang98658532006-10-03 23:10:46 -0500138#endif /* _FSL_DEVICE_H_ */