blob: a2bfcde858a6ec68f96fd123c515747f3c053004 [file] [log] [blame]
Tony Lindgrenf20b9332011-12-16 14:13:09 -08001/*
2 * Device Tree Source for OMAP2 SoC
3 *
4 * Copyright (C) 2011 Texas Instruments Incorporated - http://www.ti.com/
5 *
6 * This file is licensed under the terms of the GNU General Public License
7 * version 2. This program is licensed "as is" without any warranty of any
8 * kind, whether express or implied.
9 */
10
Florian Vaussard6d624ea2013-05-31 14:32:56 +020011#include <dt-bindings/gpio/gpio.h>
Florian Vaussardbcd3cca2013-05-31 14:32:59 +020012#include <dt-bindings/pinctrl/omap.h>
Florian Vaussard6d624ea2013-05-31 14:32:56 +020013
Florian Vaussard98ef79572013-05-31 14:32:55 +020014#include "skeleton.dtsi"
Tony Lindgrenf20b9332011-12-16 14:13:09 -080015
16/ {
17 compatible = "ti,omap2430", "ti,omap2420", "ti,omap2";
Benoit Cousson4c94ac22012-10-24 10:47:52 +020018 interrupt-parent = <&intc>;
Tony Lindgrenf20b9332011-12-16 14:13:09 -080019
20 aliases {
21 serial0 = &uart1;
22 serial1 = &uart2;
23 serial2 = &uart3;
24 };
25
26 cpus {
Lorenzo Pieralisieeb25fd2013-04-18 18:35:59 +010027 #address-cells = <0>;
28 #size-cells = <0>;
29
30 cpu {
Tony Lindgrenf20b9332011-12-16 14:13:09 -080031 compatible = "arm,arm1136jf-s";
Lorenzo Pieralisieeb25fd2013-04-18 18:35:59 +010032 device_type = "cpu";
Tony Lindgrenf20b9332011-12-16 14:13:09 -080033 };
34 };
35
Jon Hunter9b07b472012-10-18 09:28:52 -050036 pmu {
37 compatible = "arm,arm1136-pmu";
38 interrupts = <3>;
39 };
40
Tony Lindgrenf20b9332011-12-16 14:13:09 -080041 soc {
42 compatible = "ti,omap-infra";
43 mpu {
44 compatible = "ti,omap2-mpu";
45 ti,hwmods = "mpu";
46 };
47 };
48
49 ocp {
50 compatible = "simple-bus";
51 #address-cells = <1>;
52 #size-cells = <1>;
53 ranges;
54 ti,hwmods = "l3_main";
55
56 intc: interrupt-controller@1 {
57 compatible = "ti,omap2-intc";
58 interrupt-controller;
59 #interrupt-cells = <1>;
Jon Hunter95dca122012-06-12 19:40:46 -050060 ti,intc-size = <96>;
61 reg = <0x480FE000 0x1000>;
Tony Lindgrenf20b9332011-12-16 14:13:09 -080062 };
63
Jon Hunter2c2dc542012-04-26 13:47:59 -050064 sdma: dma-controller@48056000 {
65 compatible = "ti,omap2430-sdma", "ti,omap2420-sdma";
66 reg = <0x48056000 0x1000>;
67 interrupts = <12>,
68 <13>,
69 <14>,
70 <15>;
71 #dma-cells = <1>;
72 #dma-channels = <32>;
73 #dma-requests = <64>;
74 };
75
Tony Lindgrenf20b9332011-12-16 14:13:09 -080076 uart1: serial@4806a000 {
77 compatible = "ti,omap2-uart";
78 ti,hwmods = "uart1";
79 clock-frequency = <48000000>;
80 };
81
82 uart2: serial@4806c000 {
83 compatible = "ti,omap2-uart";
84 ti,hwmods = "uart2";
85 clock-frequency = <48000000>;
86 };
87
88 uart3: serial@4806e000 {
89 compatible = "ti,omap2-uart";
90 ti,hwmods = "uart3";
91 clock-frequency = <48000000>;
92 };
Jon Hunterfab8ad02012-10-19 09:59:00 -050093
94 timer2: timer@4802a000 {
Jon Hunter002e1ec2013-03-19 12:38:18 -050095 compatible = "ti,omap2420-timer";
Jon Hunterfab8ad02012-10-19 09:59:00 -050096 reg = <0x4802a000 0x400>;
97 interrupts = <38>;
98 ti,hwmods = "timer2";
99 };
100
101 timer3: timer@48078000 {
Jon Hunter002e1ec2013-03-19 12:38:18 -0500102 compatible = "ti,omap2420-timer";
Jon Hunterfab8ad02012-10-19 09:59:00 -0500103 reg = <0x48078000 0x400>;
104 interrupts = <39>;
105 ti,hwmods = "timer3";
106 };
107
108 timer4: timer@4807a000 {
Jon Hunter002e1ec2013-03-19 12:38:18 -0500109 compatible = "ti,omap2420-timer";
Jon Hunterfab8ad02012-10-19 09:59:00 -0500110 reg = <0x4807a000 0x400>;
111 interrupts = <40>;
112 ti,hwmods = "timer4";
113 };
114
115 timer5: timer@4807c000 {
Jon Hunter002e1ec2013-03-19 12:38:18 -0500116 compatible = "ti,omap2420-timer";
Jon Hunterfab8ad02012-10-19 09:59:00 -0500117 reg = <0x4807c000 0x400>;
118 interrupts = <41>;
119 ti,hwmods = "timer5";
120 ti,timer-dsp;
121 };
122
123 timer6: timer@4807e000 {
Jon Hunter002e1ec2013-03-19 12:38:18 -0500124 compatible = "ti,omap2420-timer";
Jon Hunterfab8ad02012-10-19 09:59:00 -0500125 reg = <0x4807e000 0x400>;
126 interrupts = <42>;
127 ti,hwmods = "timer6";
128 ti,timer-dsp;
129 };
130
131 timer7: timer@48080000 {
Jon Hunter002e1ec2013-03-19 12:38:18 -0500132 compatible = "ti,omap2420-timer";
Jon Hunterfab8ad02012-10-19 09:59:00 -0500133 reg = <0x48080000 0x400>;
134 interrupts = <43>;
135 ti,hwmods = "timer7";
136 ti,timer-dsp;
137 };
138
139 timer8: timer@48082000 {
Jon Hunter002e1ec2013-03-19 12:38:18 -0500140 compatible = "ti,omap2420-timer";
Jon Hunterfab8ad02012-10-19 09:59:00 -0500141 reg = <0x48082000 0x400>;
142 interrupts = <44>;
143 ti,hwmods = "timer8";
144 ti,timer-dsp;
145 };
146
147 timer9: timer@48084000 {
Jon Hunter002e1ec2013-03-19 12:38:18 -0500148 compatible = "ti,omap2420-timer";
Jon Hunterfab8ad02012-10-19 09:59:00 -0500149 reg = <0x48084000 0x400>;
150 interrupts = <45>;
151 ti,hwmods = "timer9";
152 ti,timer-pwm;
153 };
154
155 timer10: timer@48086000 {
Jon Hunter002e1ec2013-03-19 12:38:18 -0500156 compatible = "ti,omap2420-timer";
Jon Hunterfab8ad02012-10-19 09:59:00 -0500157 reg = <0x48086000 0x400>;
158 interrupts = <46>;
159 ti,hwmods = "timer10";
160 ti,timer-pwm;
161 };
162
163 timer11: timer@48088000 {
Jon Hunter002e1ec2013-03-19 12:38:18 -0500164 compatible = "ti,omap2420-timer";
Jon Hunterfab8ad02012-10-19 09:59:00 -0500165 reg = <0x48088000 0x400>;
166 interrupts = <47>;
167 ti,hwmods = "timer11";
168 ti,timer-pwm;
169 };
170
171 timer12: timer@4808a000 {
Jon Hunter002e1ec2013-03-19 12:38:18 -0500172 compatible = "ti,omap2420-timer";
Jon Hunterfab8ad02012-10-19 09:59:00 -0500173 reg = <0x4808a000 0x400>;
174 interrupts = <48>;
175 ti,hwmods = "timer12";
176 ti,timer-pwm;
177 };
Tony Lindgrenf20b9332011-12-16 14:13:09 -0800178 };
179};