blob: 38333aba3055b3e376bb163ad0517c348178ec7b [file] [log] [blame]
Colin Cross2d5cd9a2010-01-28 16:41:42 -08001/*
Colin Cross2d5cd9a2010-01-28 16:41:42 -08002 * Copyright (C) 2010 Google, Inc.
3 *
4 * Author:
5 * Colin Cross <ccross@google.com>
6 *
7 * This software is licensed under the terms of the GNU General Public
8 * License version 2, as published by the Free Software Foundation, and
9 * may be copied, distributed, and modified under those terms.
10 *
11 * This program is distributed in the hope that it will be useful,
12 * but WITHOUT ANY WARRANTY; without even the implied warranty of
13 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
14 * GNU General Public License for more details.
15 *
16 */
17
18#include <linux/init.h>
Colin Cross62248ae2011-02-21 17:04:37 -080019#include <linux/err.h>
Colin Cross2d5cd9a2010-01-28 16:41:42 -080020#include <linux/time.h>
21#include <linux/interrupt.h>
22#include <linux/irq.h>
23#include <linux/clockchips.h>
24#include <linux/clocksource.h>
25#include <linux/clk.h>
26#include <linux/io.h>
Stephen Warren3a049312012-10-23 11:40:25 -060027#include <linux/of_address.h>
Stephen Warren56415482012-09-19 13:13:33 -060028#include <linux/of_irq.h>
Stephen Boyd38ff87f2013-06-01 23:39:40 -070029#include <linux/sched_clock.h>
Peter De Schrijver0ff36b42014-06-12 18:58:29 +030030#include <linux/delay.h>
Colin Cross2d5cd9a2010-01-28 16:41:42 -080031
32#include <asm/mach/time.h>
Marc Zyngier1fcf3a62012-01-10 19:44:19 +000033#include <asm/smp_twd.h>
Colin Cross2d5cd9a2010-01-28 16:41:42 -080034
Colin Cross09361782010-11-28 16:26:19 -080035#define RTC_SECONDS 0x08
36#define RTC_SHADOW_SECONDS 0x0c
37#define RTC_MILLISECONDS 0x10
38
Colin Cross2d5cd9a2010-01-28 16:41:42 -080039#define TIMERUS_CNTR_1US 0x10
40#define TIMERUS_USEC_CFG 0x14
41#define TIMERUS_CNTR_FREEZE 0x4c
42
43#define TIMER1_BASE 0x0
44#define TIMER2_BASE 0x8
45#define TIMER3_BASE 0x50
46#define TIMER4_BASE 0x58
47
48#define TIMER_PTV 0x0
49#define TIMER_PCR 0x4
50
Stephen Warren3a049312012-10-23 11:40:25 -060051static void __iomem *timer_reg_base;
52static void __iomem *rtc_base;
Colin Cross09361782010-11-28 16:26:19 -080053
Xunlei Panga0c29982015-04-01 20:34:25 -070054static struct timespec64 persistent_ts;
Colin Cross09361782010-11-28 16:26:19 -080055static u64 persistent_ms, last_persistent_ms;
Colin Cross2d5cd9a2010-01-28 16:41:42 -080056
Peter De Schrijver0ff36b42014-06-12 18:58:29 +030057static struct delay_timer tegra_delay_timer;
58
Colin Cross2d5cd9a2010-01-28 16:41:42 -080059#define timer_writel(value, reg) \
Dmitry Osipenko59196bc2015-03-30 22:17:11 +020060 writel_relaxed(value, timer_reg_base + (reg))
Colin Cross2d5cd9a2010-01-28 16:41:42 -080061#define timer_readl(reg) \
Dmitry Osipenko59196bc2015-03-30 22:17:11 +020062 readl_relaxed(timer_reg_base + (reg))
Colin Cross2d5cd9a2010-01-28 16:41:42 -080063
64static int tegra_timer_set_next_event(unsigned long cycles,
65 struct clock_event_device *evt)
66{
67 u32 reg;
68
69 reg = 0x80000000 | ((cycles > 1) ? (cycles-1) : 0);
70 timer_writel(reg, TIMER3_BASE + TIMER_PTV);
71
72 return 0;
73}
74
Viresh Kumar4134d292015-07-03 14:24:35 +053075static inline void timer_shutdown(struct clock_event_device *evt)
Colin Cross2d5cd9a2010-01-28 16:41:42 -080076{
Colin Cross2d5cd9a2010-01-28 16:41:42 -080077 timer_writel(0, TIMER3_BASE + TIMER_PTV);
Viresh Kumar4134d292015-07-03 14:24:35 +053078}
Colin Cross2d5cd9a2010-01-28 16:41:42 -080079
Viresh Kumar4134d292015-07-03 14:24:35 +053080static int tegra_timer_shutdown(struct clock_event_device *evt)
81{
82 timer_shutdown(evt);
83 return 0;
84}
85
86static int tegra_timer_set_periodic(struct clock_event_device *evt)
87{
88 u32 reg = 0xC0000000 | ((1000000 / HZ) - 1);
89
90 timer_shutdown(evt);
91 timer_writel(reg, TIMER3_BASE + TIMER_PTV);
92 return 0;
Colin Cross2d5cd9a2010-01-28 16:41:42 -080093}
94
Colin Cross2d5cd9a2010-01-28 16:41:42 -080095static struct clock_event_device tegra_clockevent = {
Viresh Kumar4134d292015-07-03 14:24:35 +053096 .name = "timer0",
97 .rating = 300,
98 .features = CLOCK_EVT_FEAT_ONESHOT |
Lucas Stacha3a89082015-10-25 16:40:30 +010099 CLOCK_EVT_FEAT_PERIODIC |
100 CLOCK_EVT_FEAT_DYNIRQ,
Viresh Kumar4134d292015-07-03 14:24:35 +0530101 .set_next_event = tegra_timer_set_next_event,
102 .set_state_shutdown = tegra_timer_shutdown,
103 .set_state_periodic = tegra_timer_set_periodic,
104 .set_state_oneshot = tegra_timer_shutdown,
105 .tick_resume = tegra_timer_shutdown,
Colin Cross2d5cd9a2010-01-28 16:41:42 -0800106};
107
Stephen Boyd35702992013-07-18 16:21:26 -0700108static u64 notrace tegra_read_sched_clock(void)
Colin Cross2d5cd9a2010-01-28 16:41:42 -0800109{
Marc Zyngier2f0778af2011-12-15 12:19:23 +0100110 return timer_readl(TIMERUS_CNTR_1US);
Colin Cross2d5cd9a2010-01-28 16:41:42 -0800111}
112
Colin Cross09361782010-11-28 16:26:19 -0800113/*
114 * tegra_rtc_read - Reads the Tegra RTC registers
115 * Care must be taken that this funciton is not called while the
116 * tegra_rtc driver could be executing to avoid race conditions
117 * on the RTC shadow register
118 */
Olof Johanssonb28fba22011-09-08 17:50:03 -0700119static u64 tegra_rtc_read_ms(void)
Colin Cross09361782010-11-28 16:26:19 -0800120{
121 u32 ms = readl(rtc_base + RTC_MILLISECONDS);
122 u32 s = readl(rtc_base + RTC_SHADOW_SECONDS);
123 return (u64)s * MSEC_PER_SEC + ms;
124}
125
126/*
Xunlei Panga0c29982015-04-01 20:34:25 -0700127 * tegra_read_persistent_clock64 - Return time from a persistent clock.
Colin Cross09361782010-11-28 16:26:19 -0800128 *
129 * Reads the time from a source which isn't disabled during PM, the
130 * 32k sync timer. Convert the cycles elapsed since last read into
Xunlei Panga0c29982015-04-01 20:34:25 -0700131 * nsecs and adds to a monotonically increasing timespec64.
Colin Cross09361782010-11-28 16:26:19 -0800132 * Care must be taken that this funciton is not called while the
133 * tegra_rtc driver could be executing to avoid race conditions
134 * on the RTC shadow register
135 */
Xunlei Panga0c29982015-04-01 20:34:25 -0700136static void tegra_read_persistent_clock64(struct timespec64 *ts)
Colin Cross09361782010-11-28 16:26:19 -0800137{
138 u64 delta;
Colin Cross09361782010-11-28 16:26:19 -0800139
140 last_persistent_ms = persistent_ms;
141 persistent_ms = tegra_rtc_read_ms();
142 delta = persistent_ms - last_persistent_ms;
143
Xunlei Panga0c29982015-04-01 20:34:25 -0700144 timespec64_add_ns(&persistent_ts, delta * NSEC_PER_MSEC);
145 *ts = persistent_ts;
146}
147
Peter De Schrijver0ff36b42014-06-12 18:58:29 +0300148static unsigned long tegra_delay_timer_read_counter_long(void)
149{
150 return readl(timer_reg_base + TIMERUS_CNTR_1US);
151}
152
Colin Cross2d5cd9a2010-01-28 16:41:42 -0800153static irqreturn_t tegra_timer_interrupt(int irq, void *dev_id)
154{
155 struct clock_event_device *evt = (struct clock_event_device *)dev_id;
156 timer_writel(1<<30, TIMER3_BASE + TIMER_PCR);
157 evt->event_handler(evt);
158 return IRQ_HANDLED;
159}
160
161static struct irqaction tegra_timer_irq = {
162 .name = "timer0",
Michael Opdenacker39304fa2013-12-09 10:35:45 +0100163 .flags = IRQF_TIMER | IRQF_TRIGGER_HIGH,
Colin Cross2d5cd9a2010-01-28 16:41:42 -0800164 .handler = tegra_timer_interrupt,
165 .dev_id = &tegra_clockevent,
Colin Cross2d5cd9a2010-01-28 16:41:42 -0800166};
167
Rob Herringeffbfdd2013-02-06 14:40:22 -0600168static void __init tegra20_init_timer(struct device_node *np)
Colin Cross2d5cd9a2010-01-28 16:41:42 -0800169{
Colin Cross62248ae2011-02-21 17:04:37 -0800170 struct clk *clk;
Peter De Schrijver8e4fab22011-12-14 17:03:16 +0200171 unsigned long rate;
Colin Cross2d5cd9a2010-01-28 16:41:42 -0800172 int ret;
173
Stephen Warren3a049312012-10-23 11:40:25 -0600174 timer_reg_base = of_iomap(np, 0);
175 if (!timer_reg_base) {
Hiroshi Doyu37340862012-12-17 13:35:23 +0200176 pr_err("Can't map timer registers\n");
Stephen Warren3a049312012-10-23 11:40:25 -0600177 BUG();
178 }
179
Stephen Warren56415482012-09-19 13:13:33 -0600180 tegra_timer_irq.irq = irq_of_parse_and_map(np, 2);
181 if (tegra_timer_irq.irq <= 0) {
182 pr_err("Failed to map timer IRQ\n");
183 BUG();
184 }
185
Peter De Schrijver6f88fb82013-02-04 15:40:30 +0200186 clk = of_clk_get(np, 0);
Peter De Schrijver8e4fab22011-12-14 17:03:16 +0200187 if (IS_ERR(clk)) {
Stephen Warren58664f92012-10-23 12:21:39 -0600188 pr_warn("Unable to get timer clock. Assuming 12Mhz input clock.\n");
Peter De Schrijver8e4fab22011-12-14 17:03:16 +0200189 rate = 12000000;
190 } else {
Prashant Gaikwad6a5278d2012-06-05 09:59:35 +0530191 clk_prepare_enable(clk);
Peter De Schrijver8e4fab22011-12-14 17:03:16 +0200192 rate = clk_get_rate(clk);
193 }
Colin Cross62248ae2011-02-21 17:04:37 -0800194
Colin Cross2d5cd9a2010-01-28 16:41:42 -0800195 switch (rate) {
196 case 12000000:
197 timer_writel(0x000b, TIMERUS_USEC_CFG);
198 break;
199 case 13000000:
200 timer_writel(0x000c, TIMERUS_USEC_CFG);
201 break;
202 case 19200000:
203 timer_writel(0x045f, TIMERUS_USEC_CFG);
204 break;
205 case 26000000:
206 timer_writel(0x0019, TIMERUS_USEC_CFG);
207 break;
208 default:
209 WARN(1, "Unknown clock rate");
210 }
211
Stephen Boyd35702992013-07-18 16:21:26 -0700212 sched_clock_register(tegra_read_sched_clock, 32, 1000000);
Russell Kinge3f4c0a2010-12-15 21:49:42 +0000213
Russell King234b6ced2011-05-08 14:09:47 +0100214 if (clocksource_mmio_init(timer_reg_base + TIMERUS_CNTR_1US,
215 "timer_us", 1000000, 300, 32, clocksource_mmio_readl_up)) {
Stephen Warren58664f92012-10-23 12:21:39 -0600216 pr_err("Failed to register clocksource\n");
Colin Cross2d5cd9a2010-01-28 16:41:42 -0800217 BUG();
218 }
219
Peter De Schrijver0ff36b42014-06-12 18:58:29 +0300220 tegra_delay_timer.read_current_timer =
221 tegra_delay_timer_read_counter_long;
222 tegra_delay_timer.freq = 1000000;
223 register_current_timer_delay(&tegra_delay_timer);
224
Colin Cross2d5cd9a2010-01-28 16:41:42 -0800225 ret = setup_irq(tegra_timer_irq.irq, &tegra_timer_irq);
226 if (ret) {
Stephen Warren58664f92012-10-23 12:21:39 -0600227 pr_err("Failed to register timer IRQ: %d\n", ret);
Colin Cross2d5cd9a2010-01-28 16:41:42 -0800228 BUG();
229 }
230
Colin Cross2d5cd9a2010-01-28 16:41:42 -0800231 tegra_clockevent.cpumask = cpu_all_mask;
232 tegra_clockevent.irq = tegra_timer_irq.irq;
Shawn Guo838a2ae2013-01-12 11:50:05 +0000233 clockevents_config_and_register(&tegra_clockevent, 1000000,
234 0x1, 0x1fffffff);
Rob Herring1d16cfb2013-02-07 11:36:23 -0600235}
236CLOCKSOURCE_OF_DECLARE(tegra20_timer, "nvidia,tegra20-timer", tegra20_init_timer);
237
238static void __init tegra20_init_rtc(struct device_node *np)
239{
240 struct clk *clk;
241
242 rtc_base = of_iomap(np, 0);
243 if (!rtc_base) {
244 pr_err("Can't map RTC registers");
245 BUG();
246 }
247
248 /*
249 * rtc registers are used by read_persistent_clock, keep the rtc clock
250 * enabled
251 */
Arnd Bergmann80242062013-04-09 15:27:52 +0200252 clk = of_clk_get(np, 0);
Rob Herring1d16cfb2013-02-07 11:36:23 -0600253 if (IS_ERR(clk))
254 pr_warn("Unable to get rtc-tegra clock\n");
255 else
256 clk_prepare_enable(clk);
257
Xunlei Pangcb850712015-04-01 20:34:26 -0700258 register_persistent_clock(NULL, tegra_read_persistent_clock64);
Colin Cross2d5cd9a2010-01-28 16:41:42 -0800259}
Rob Herring1d16cfb2013-02-07 11:36:23 -0600260CLOCKSOURCE_OF_DECLARE(tegra20_rtc, "nvidia,tegra20-rtc", tegra20_init_rtc);
Colin Cross2d5cd9a2010-01-28 16:41:42 -0800261
Colin Cross09361782010-11-28 16:26:19 -0800262#ifdef CONFIG_PM
263static u32 usec_config;
264
265void tegra_timer_suspend(void)
266{
267 usec_config = timer_readl(TIMERUS_USEC_CFG);
268}
269
270void tegra_timer_resume(void)
271{
272 timer_writel(usec_config, TIMERUS_USEC_CFG);
273}
274#endif