blob: 5d84027ee8f39608076220513c71ed097cb751e4 [file] [log] [blame]
Jesse Barnes317c35d2008-08-25 15:11:06 -07001/*
2 *
3 * Copyright 2008 (c) Intel Corporation
4 * Jesse Barnes <jbarnes@virtuousgeek.org>
5 *
6 * Permission is hereby granted, free of charge, to any person obtaining a
7 * copy of this software and associated documentation files (the
8 * "Software"), to deal in the Software without restriction, including
9 * without limitation the rights to use, copy, modify, merge, publish,
10 * distribute, sub license, and/or sell copies of the Software, and to
11 * permit persons to whom the Software is furnished to do so, subject to
12 * the following conditions:
13 *
14 * The above copyright notice and this permission notice (including the
15 * next paragraph) shall be included in all copies or substantial portions
16 * of the Software.
17 *
18 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS
19 * OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF
20 * MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NON-INFRINGEMENT.
21 * IN NO EVENT SHALL TUNGSTEN GRAPHICS AND/OR ITS SUPPLIERS BE LIABLE FOR
22 * ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT,
23 * TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN CONNECTION WITH THE
24 * SOFTWARE OR THE USE OR OTHER DEALINGS IN THE SOFTWARE.
25 */
26
27#include "drmP.h"
28#include "drm.h"
29#include "i915_drm.h"
30#include "i915_drv.h"
31
32static bool i915_pipe_enabled(struct drm_device *dev, enum pipe pipe)
33{
34 struct drm_i915_private *dev_priv = dev->dev_private;
35
36 if (pipe == PIPE_A)
37 return (I915_READ(DPLL_A) & DPLL_VCO_ENABLE);
38 else
39 return (I915_READ(DPLL_B) & DPLL_VCO_ENABLE);
40}
41
42static void i915_save_palette(struct drm_device *dev, enum pipe pipe)
43{
44 struct drm_i915_private *dev_priv = dev->dev_private;
45 unsigned long reg = (pipe == PIPE_A ? PALETTE_A : PALETTE_B);
46 u32 *array;
47 int i;
48
49 if (!i915_pipe_enabled(dev, pipe))
50 return;
51
52 if (pipe == PIPE_A)
53 array = dev_priv->save_palette_a;
54 else
55 array = dev_priv->save_palette_b;
56
57 for(i = 0; i < 256; i++)
58 array[i] = I915_READ(reg + (i << 2));
59}
60
61static void i915_restore_palette(struct drm_device *dev, enum pipe pipe)
62{
63 struct drm_i915_private *dev_priv = dev->dev_private;
64 unsigned long reg = (pipe == PIPE_A ? PALETTE_A : PALETTE_B);
65 u32 *array;
66 int i;
67
68 if (!i915_pipe_enabled(dev, pipe))
69 return;
70
71 if (pipe == PIPE_A)
72 array = dev_priv->save_palette_a;
73 else
74 array = dev_priv->save_palette_b;
75
76 for(i = 0; i < 256; i++)
77 I915_WRITE(reg + (i << 2), array[i]);
78}
79
80static u8 i915_read_indexed(struct drm_device *dev, u16 index_port, u16 data_port, u8 reg)
81{
82 struct drm_i915_private *dev_priv = dev->dev_private;
83
84 I915_WRITE8(index_port, reg);
85 return I915_READ8(data_port);
86}
87
88static u8 i915_read_ar(struct drm_device *dev, u16 st01, u8 reg, u16 palette_enable)
89{
90 struct drm_i915_private *dev_priv = dev->dev_private;
91
92 I915_READ8(st01);
93 I915_WRITE8(VGA_AR_INDEX, palette_enable | reg);
94 return I915_READ8(VGA_AR_DATA_READ);
95}
96
97static void i915_write_ar(struct drm_device *dev, u16 st01, u8 reg, u8 val, u16 palette_enable)
98{
99 struct drm_i915_private *dev_priv = dev->dev_private;
100
101 I915_READ8(st01);
102 I915_WRITE8(VGA_AR_INDEX, palette_enable | reg);
103 I915_WRITE8(VGA_AR_DATA_WRITE, val);
104}
105
106static void i915_write_indexed(struct drm_device *dev, u16 index_port, u16 data_port, u8 reg, u8 val)
107{
108 struct drm_i915_private *dev_priv = dev->dev_private;
109
110 I915_WRITE8(index_port, reg);
111 I915_WRITE8(data_port, val);
112}
113
114static void i915_save_vga(struct drm_device *dev)
115{
116 struct drm_i915_private *dev_priv = dev->dev_private;
117 int i;
118 u16 cr_index, cr_data, st01;
119
120 /* VGA color palette registers */
121 dev_priv->saveDACMASK = I915_READ8(VGA_DACMASK);
122 /* DACCRX automatically increments during read */
123 I915_WRITE8(VGA_DACRX, 0);
124 /* Read 3 bytes of color data from each index */
125 for (i = 0; i < 256 * 3; i++)
126 dev_priv->saveDACDATA[i] = I915_READ8(VGA_DACDATA);
127
128 /* MSR bits */
129 dev_priv->saveMSR = I915_READ8(VGA_MSR_READ);
130 if (dev_priv->saveMSR & VGA_MSR_CGA_MODE) {
131 cr_index = VGA_CR_INDEX_CGA;
132 cr_data = VGA_CR_DATA_CGA;
133 st01 = VGA_ST01_CGA;
134 } else {
135 cr_index = VGA_CR_INDEX_MDA;
136 cr_data = VGA_CR_DATA_MDA;
137 st01 = VGA_ST01_MDA;
138 }
139
140 /* CRT controller regs */
141 i915_write_indexed(dev, cr_index, cr_data, 0x11,
142 i915_read_indexed(dev, cr_index, cr_data, 0x11) &
143 (~0x80));
144 for (i = 0; i <= 0x24; i++)
145 dev_priv->saveCR[i] =
146 i915_read_indexed(dev, cr_index, cr_data, i);
147 /* Make sure we don't turn off CR group 0 writes */
148 dev_priv->saveCR[0x11] &= ~0x80;
149
150 /* Attribute controller registers */
151 I915_READ8(st01);
152 dev_priv->saveAR_INDEX = I915_READ8(VGA_AR_INDEX);
153 for (i = 0; i <= 0x14; i++)
154 dev_priv->saveAR[i] = i915_read_ar(dev, st01, i, 0);
155 I915_READ8(st01);
156 I915_WRITE8(VGA_AR_INDEX, dev_priv->saveAR_INDEX);
157 I915_READ8(st01);
158
159 /* Graphics controller registers */
160 for (i = 0; i < 9; i++)
161 dev_priv->saveGR[i] =
162 i915_read_indexed(dev, VGA_GR_INDEX, VGA_GR_DATA, i);
163
164 dev_priv->saveGR[0x10] =
165 i915_read_indexed(dev, VGA_GR_INDEX, VGA_GR_DATA, 0x10);
166 dev_priv->saveGR[0x11] =
167 i915_read_indexed(dev, VGA_GR_INDEX, VGA_GR_DATA, 0x11);
168 dev_priv->saveGR[0x18] =
169 i915_read_indexed(dev, VGA_GR_INDEX, VGA_GR_DATA, 0x18);
170
171 /* Sequencer registers */
172 for (i = 0; i < 8; i++)
173 dev_priv->saveSR[i] =
174 i915_read_indexed(dev, VGA_SR_INDEX, VGA_SR_DATA, i);
175}
176
177static void i915_restore_vga(struct drm_device *dev)
178{
179 struct drm_i915_private *dev_priv = dev->dev_private;
180 int i;
181 u16 cr_index, cr_data, st01;
182
183 /* MSR bits */
184 I915_WRITE8(VGA_MSR_WRITE, dev_priv->saveMSR);
185 if (dev_priv->saveMSR & VGA_MSR_CGA_MODE) {
186 cr_index = VGA_CR_INDEX_CGA;
187 cr_data = VGA_CR_DATA_CGA;
188 st01 = VGA_ST01_CGA;
189 } else {
190 cr_index = VGA_CR_INDEX_MDA;
191 cr_data = VGA_CR_DATA_MDA;
192 st01 = VGA_ST01_MDA;
193 }
194
195 /* Sequencer registers, don't write SR07 */
196 for (i = 0; i < 7; i++)
197 i915_write_indexed(dev, VGA_SR_INDEX, VGA_SR_DATA, i,
198 dev_priv->saveSR[i]);
199
200 /* CRT controller regs */
201 /* Enable CR group 0 writes */
202 i915_write_indexed(dev, cr_index, cr_data, 0x11, dev_priv->saveCR[0x11]);
203 for (i = 0; i <= 0x24; i++)
204 i915_write_indexed(dev, cr_index, cr_data, i, dev_priv->saveCR[i]);
205
206 /* Graphics controller regs */
207 for (i = 0; i < 9; i++)
208 i915_write_indexed(dev, VGA_GR_INDEX, VGA_GR_DATA, i,
209 dev_priv->saveGR[i]);
210
211 i915_write_indexed(dev, VGA_GR_INDEX, VGA_GR_DATA, 0x10,
212 dev_priv->saveGR[0x10]);
213 i915_write_indexed(dev, VGA_GR_INDEX, VGA_GR_DATA, 0x11,
214 dev_priv->saveGR[0x11]);
215 i915_write_indexed(dev, VGA_GR_INDEX, VGA_GR_DATA, 0x18,
216 dev_priv->saveGR[0x18]);
217
218 /* Attribute controller registers */
219 I915_READ8(st01); /* switch back to index mode */
220 for (i = 0; i <= 0x14; i++)
221 i915_write_ar(dev, st01, i, dev_priv->saveAR[i], 0);
222 I915_READ8(st01); /* switch back to index mode */
223 I915_WRITE8(VGA_AR_INDEX, dev_priv->saveAR_INDEX | 0x20);
224 I915_READ8(st01);
225
226 /* VGA color palette registers */
227 I915_WRITE8(VGA_DACMASK, dev_priv->saveDACMASK);
228 /* DACCRX automatically increments during read */
229 I915_WRITE8(VGA_DACWX, 0);
230 /* Read 3 bytes of color data from each index */
231 for (i = 0; i < 256 * 3; i++)
232 I915_WRITE8(VGA_DACDATA, dev_priv->saveDACDATA[i]);
233
234}
235
236int i915_save_state(struct drm_device *dev)
237{
238 struct drm_i915_private *dev_priv = dev->dev_private;
239 int i;
240
241 pci_read_config_byte(dev->pdev, LBB, &dev_priv->saveLBB);
242
Keith Packard881ee982008-11-02 23:08:44 -0800243 /* Render Standby */
244 if (IS_I965G(dev) && IS_MOBILE(dev))
245 dev_priv->saveRENDERSTANDBY = I915_READ(MCHBAR_RENDER_STANDBY);
246
Peng Li461cba22008-11-18 12:39:02 +0800247 /* Hardware status page */
248 dev_priv->saveHWS = I915_READ(HWS_PGA);
249
Jesse Barnes317c35d2008-08-25 15:11:06 -0700250 /* Display arbitration control */
251 dev_priv->saveDSPARB = I915_READ(DSPARB);
252
253 /* Pipe & plane A info */
254 dev_priv->savePIPEACONF = I915_READ(PIPEACONF);
255 dev_priv->savePIPEASRC = I915_READ(PIPEASRC);
256 dev_priv->saveFPA0 = I915_READ(FPA0);
257 dev_priv->saveFPA1 = I915_READ(FPA1);
258 dev_priv->saveDPLL_A = I915_READ(DPLL_A);
259 if (IS_I965G(dev))
260 dev_priv->saveDPLL_A_MD = I915_READ(DPLL_A_MD);
261 dev_priv->saveHTOTAL_A = I915_READ(HTOTAL_A);
262 dev_priv->saveHBLANK_A = I915_READ(HBLANK_A);
263 dev_priv->saveHSYNC_A = I915_READ(HSYNC_A);
264 dev_priv->saveVTOTAL_A = I915_READ(VTOTAL_A);
265 dev_priv->saveVBLANK_A = I915_READ(VBLANK_A);
266 dev_priv->saveVSYNC_A = I915_READ(VSYNC_A);
267 dev_priv->saveBCLRPAT_A = I915_READ(BCLRPAT_A);
268
269 dev_priv->saveDSPACNTR = I915_READ(DSPACNTR);
270 dev_priv->saveDSPASTRIDE = I915_READ(DSPASTRIDE);
271 dev_priv->saveDSPASIZE = I915_READ(DSPASIZE);
272 dev_priv->saveDSPAPOS = I915_READ(DSPAPOS);
273 dev_priv->saveDSPAADDR = I915_READ(DSPAADDR);
274 if (IS_I965G(dev)) {
275 dev_priv->saveDSPASURF = I915_READ(DSPASURF);
276 dev_priv->saveDSPATILEOFF = I915_READ(DSPATILEOFF);
277 }
278 i915_save_palette(dev, PIPE_A);
279 dev_priv->savePIPEASTAT = I915_READ(PIPEASTAT);
280
281 /* Pipe & plane B info */
282 dev_priv->savePIPEBCONF = I915_READ(PIPEBCONF);
283 dev_priv->savePIPEBSRC = I915_READ(PIPEBSRC);
284 dev_priv->saveFPB0 = I915_READ(FPB0);
285 dev_priv->saveFPB1 = I915_READ(FPB1);
286 dev_priv->saveDPLL_B = I915_READ(DPLL_B);
287 if (IS_I965G(dev))
288 dev_priv->saveDPLL_B_MD = I915_READ(DPLL_B_MD);
289 dev_priv->saveHTOTAL_B = I915_READ(HTOTAL_B);
290 dev_priv->saveHBLANK_B = I915_READ(HBLANK_B);
291 dev_priv->saveHSYNC_B = I915_READ(HSYNC_B);
292 dev_priv->saveVTOTAL_B = I915_READ(VTOTAL_B);
293 dev_priv->saveVBLANK_B = I915_READ(VBLANK_B);
294 dev_priv->saveVSYNC_B = I915_READ(VSYNC_B);
295 dev_priv->saveBCLRPAT_A = I915_READ(BCLRPAT_A);
296
297 dev_priv->saveDSPBCNTR = I915_READ(DSPBCNTR);
298 dev_priv->saveDSPBSTRIDE = I915_READ(DSPBSTRIDE);
299 dev_priv->saveDSPBSIZE = I915_READ(DSPBSIZE);
300 dev_priv->saveDSPBPOS = I915_READ(DSPBPOS);
301 dev_priv->saveDSPBADDR = I915_READ(DSPBADDR);
Jesse Barnesb9bfdfe2008-08-25 15:16:19 -0700302 if (IS_I965GM(dev) || IS_GM45(dev)) {
Jesse Barnes317c35d2008-08-25 15:11:06 -0700303 dev_priv->saveDSPBSURF = I915_READ(DSPBSURF);
304 dev_priv->saveDSPBTILEOFF = I915_READ(DSPBTILEOFF);
305 }
306 i915_save_palette(dev, PIPE_B);
307 dev_priv->savePIPEBSTAT = I915_READ(PIPEBSTAT);
308
309 /* CRT state */
310 dev_priv->saveADPA = I915_READ(ADPA);
311
312 /* LVDS state */
313 dev_priv->savePP_CONTROL = I915_READ(PP_CONTROL);
314 dev_priv->savePFIT_PGM_RATIOS = I915_READ(PFIT_PGM_RATIOS);
315 dev_priv->saveBLC_PWM_CTL = I915_READ(BLC_PWM_CTL);
316 if (IS_I965G(dev))
317 dev_priv->saveBLC_PWM_CTL2 = I915_READ(BLC_PWM_CTL2);
318 if (IS_MOBILE(dev) && !IS_I830(dev))
319 dev_priv->saveLVDS = I915_READ(LVDS);
320 if (!IS_I830(dev) && !IS_845G(dev))
321 dev_priv->savePFIT_CONTROL = I915_READ(PFIT_CONTROL);
322 dev_priv->savePP_ON_DELAYS = I915_READ(PP_ON_DELAYS);
323 dev_priv->savePP_OFF_DELAYS = I915_READ(PP_OFF_DELAYS);
324 dev_priv->savePP_DIVISOR = I915_READ(PP_DIVISOR);
325
326 /* FIXME: save TV & SDVO state */
327
328 /* FBC state */
329 dev_priv->saveFBC_CFB_BASE = I915_READ(FBC_CFB_BASE);
330 dev_priv->saveFBC_LL_BASE = I915_READ(FBC_LL_BASE);
331 dev_priv->saveFBC_CONTROL2 = I915_READ(FBC_CONTROL2);
332 dev_priv->saveFBC_CONTROL = I915_READ(FBC_CONTROL);
333
334 /* Interrupt state */
335 dev_priv->saveIIR = I915_READ(IIR);
336 dev_priv->saveIER = I915_READ(IER);
337 dev_priv->saveIMR = I915_READ(IMR);
338
339 /* VGA state */
340 dev_priv->saveVGA0 = I915_READ(VGA0);
341 dev_priv->saveVGA1 = I915_READ(VGA1);
342 dev_priv->saveVGA_PD = I915_READ(VGA_PD);
343 dev_priv->saveVGACNTRL = I915_READ(VGACNTRL);
344
345 /* Clock gating state */
346 dev_priv->saveD_STATE = I915_READ(D_STATE);
347 dev_priv->saveCG_2D_DIS = I915_READ(CG_2D_DIS);
348
349 /* Cache mode state */
350 dev_priv->saveCACHE_MODE_0 = I915_READ(CACHE_MODE_0);
351
352 /* Memory Arbitration state */
353 dev_priv->saveMI_ARB_STATE = I915_READ(MI_ARB_STATE);
354
355 /* Scratch space */
356 for (i = 0; i < 16; i++) {
357 dev_priv->saveSWF0[i] = I915_READ(SWF00 + (i << 2));
358 dev_priv->saveSWF1[i] = I915_READ(SWF10 + (i << 2));
359 }
360 for (i = 0; i < 3; i++)
361 dev_priv->saveSWF2[i] = I915_READ(SWF30 + (i << 2));
362
363 i915_save_vga(dev);
364
365 return 0;
366}
367
368int i915_restore_state(struct drm_device *dev)
369{
370 struct drm_i915_private *dev_priv = dev->dev_private;
371 int i;
372
373 pci_write_config_byte(dev->pdev, LBB, dev_priv->saveLBB);
374
Keith Packard881ee982008-11-02 23:08:44 -0800375 /* Render Standby */
376 if (IS_I965G(dev) && IS_MOBILE(dev))
377 I915_WRITE(MCHBAR_RENDER_STANDBY, dev_priv->saveRENDERSTANDBY);
378
Peng Li461cba22008-11-18 12:39:02 +0800379 /* Hardware status page */
380 I915_WRITE(HWS_PGA, dev_priv->saveHWS);
381
Keith Packard881ee982008-11-02 23:08:44 -0800382 /* Display arbitration */
Jesse Barnes317c35d2008-08-25 15:11:06 -0700383 I915_WRITE(DSPARB, dev_priv->saveDSPARB);
384
385 /* Pipe & plane A info */
386 /* Prime the clock */
387 if (dev_priv->saveDPLL_A & DPLL_VCO_ENABLE) {
388 I915_WRITE(DPLL_A, dev_priv->saveDPLL_A &
389 ~DPLL_VCO_ENABLE);
390 DRM_UDELAY(150);
391 }
392 I915_WRITE(FPA0, dev_priv->saveFPA0);
393 I915_WRITE(FPA1, dev_priv->saveFPA1);
394 /* Actually enable it */
395 I915_WRITE(DPLL_A, dev_priv->saveDPLL_A);
396 DRM_UDELAY(150);
397 if (IS_I965G(dev))
398 I915_WRITE(DPLL_A_MD, dev_priv->saveDPLL_A_MD);
399 DRM_UDELAY(150);
400
401 /* Restore mode */
402 I915_WRITE(HTOTAL_A, dev_priv->saveHTOTAL_A);
403 I915_WRITE(HBLANK_A, dev_priv->saveHBLANK_A);
404 I915_WRITE(HSYNC_A, dev_priv->saveHSYNC_A);
405 I915_WRITE(VTOTAL_A, dev_priv->saveVTOTAL_A);
406 I915_WRITE(VBLANK_A, dev_priv->saveVBLANK_A);
407 I915_WRITE(VSYNC_A, dev_priv->saveVSYNC_A);
408 I915_WRITE(BCLRPAT_A, dev_priv->saveBCLRPAT_A);
409
410 /* Restore plane info */
411 I915_WRITE(DSPASIZE, dev_priv->saveDSPASIZE);
412 I915_WRITE(DSPAPOS, dev_priv->saveDSPAPOS);
413 I915_WRITE(PIPEASRC, dev_priv->savePIPEASRC);
414 I915_WRITE(DSPAADDR, dev_priv->saveDSPAADDR);
415 I915_WRITE(DSPASTRIDE, dev_priv->saveDSPASTRIDE);
416 if (IS_I965G(dev)) {
417 I915_WRITE(DSPASURF, dev_priv->saveDSPASURF);
418 I915_WRITE(DSPATILEOFF, dev_priv->saveDSPATILEOFF);
419 }
420
421 I915_WRITE(PIPEACONF, dev_priv->savePIPEACONF);
422
423 i915_restore_palette(dev, PIPE_A);
424 /* Enable the plane */
425 I915_WRITE(DSPACNTR, dev_priv->saveDSPACNTR);
426 I915_WRITE(DSPAADDR, I915_READ(DSPAADDR));
427
428 /* Pipe & plane B info */
429 if (dev_priv->saveDPLL_B & DPLL_VCO_ENABLE) {
430 I915_WRITE(DPLL_B, dev_priv->saveDPLL_B &
431 ~DPLL_VCO_ENABLE);
432 DRM_UDELAY(150);
433 }
434 I915_WRITE(FPB0, dev_priv->saveFPB0);
435 I915_WRITE(FPB1, dev_priv->saveFPB1);
436 /* Actually enable it */
437 I915_WRITE(DPLL_B, dev_priv->saveDPLL_B);
438 DRM_UDELAY(150);
439 if (IS_I965G(dev))
440 I915_WRITE(DPLL_B_MD, dev_priv->saveDPLL_B_MD);
441 DRM_UDELAY(150);
442
443 /* Restore mode */
444 I915_WRITE(HTOTAL_B, dev_priv->saveHTOTAL_B);
445 I915_WRITE(HBLANK_B, dev_priv->saveHBLANK_B);
446 I915_WRITE(HSYNC_B, dev_priv->saveHSYNC_B);
447 I915_WRITE(VTOTAL_B, dev_priv->saveVTOTAL_B);
448 I915_WRITE(VBLANK_B, dev_priv->saveVBLANK_B);
449 I915_WRITE(VSYNC_B, dev_priv->saveVSYNC_B);
450 I915_WRITE(BCLRPAT_B, dev_priv->saveBCLRPAT_B);
451
452 /* Restore plane info */
453 I915_WRITE(DSPBSIZE, dev_priv->saveDSPBSIZE);
454 I915_WRITE(DSPBPOS, dev_priv->saveDSPBPOS);
455 I915_WRITE(PIPEBSRC, dev_priv->savePIPEBSRC);
456 I915_WRITE(DSPBADDR, dev_priv->saveDSPBADDR);
457 I915_WRITE(DSPBSTRIDE, dev_priv->saveDSPBSTRIDE);
458 if (IS_I965G(dev)) {
459 I915_WRITE(DSPBSURF, dev_priv->saveDSPBSURF);
460 I915_WRITE(DSPBTILEOFF, dev_priv->saveDSPBTILEOFF);
461 }
462
463 I915_WRITE(PIPEBCONF, dev_priv->savePIPEBCONF);
464
465 i915_restore_palette(dev, PIPE_B);
466 /* Enable the plane */
467 I915_WRITE(DSPBCNTR, dev_priv->saveDSPBCNTR);
468 I915_WRITE(DSPBADDR, I915_READ(DSPBADDR));
469
470 /* CRT state */
471 I915_WRITE(ADPA, dev_priv->saveADPA);
472
473 /* LVDS state */
474 if (IS_I965G(dev))
475 I915_WRITE(BLC_PWM_CTL2, dev_priv->saveBLC_PWM_CTL2);
476 if (IS_MOBILE(dev) && !IS_I830(dev))
477 I915_WRITE(LVDS, dev_priv->saveLVDS);
478 if (!IS_I830(dev) && !IS_845G(dev))
479 I915_WRITE(PFIT_CONTROL, dev_priv->savePFIT_CONTROL);
480
481 I915_WRITE(PFIT_PGM_RATIOS, dev_priv->savePFIT_PGM_RATIOS);
482 I915_WRITE(BLC_PWM_CTL, dev_priv->saveBLC_PWM_CTL);
483 I915_WRITE(PP_ON_DELAYS, dev_priv->savePP_ON_DELAYS);
484 I915_WRITE(PP_OFF_DELAYS, dev_priv->savePP_OFF_DELAYS);
485 I915_WRITE(PP_DIVISOR, dev_priv->savePP_DIVISOR);
486 I915_WRITE(PP_CONTROL, dev_priv->savePP_CONTROL);
487
488 /* FIXME: restore TV & SDVO state */
489
490 /* FBC info */
491 I915_WRITE(FBC_CFB_BASE, dev_priv->saveFBC_CFB_BASE);
492 I915_WRITE(FBC_LL_BASE, dev_priv->saveFBC_LL_BASE);
493 I915_WRITE(FBC_CONTROL2, dev_priv->saveFBC_CONTROL2);
494 I915_WRITE(FBC_CONTROL, dev_priv->saveFBC_CONTROL);
495
496 /* VGA state */
497 I915_WRITE(VGACNTRL, dev_priv->saveVGACNTRL);
498 I915_WRITE(VGA0, dev_priv->saveVGA0);
499 I915_WRITE(VGA1, dev_priv->saveVGA1);
500 I915_WRITE(VGA_PD, dev_priv->saveVGA_PD);
501 DRM_UDELAY(150);
502
503 /* Clock gating state */
504 I915_WRITE (D_STATE, dev_priv->saveD_STATE);
505 I915_WRITE (CG_2D_DIS, dev_priv->saveCG_2D_DIS);
506
507 /* Cache mode state */
508 I915_WRITE (CACHE_MODE_0, dev_priv->saveCACHE_MODE_0 | 0xffff0000);
509
510 /* Memory arbitration state */
511 I915_WRITE (MI_ARB_STATE, dev_priv->saveMI_ARB_STATE | 0xffff0000);
512
513 for (i = 0; i < 16; i++) {
514 I915_WRITE(SWF00 + (i << 2), dev_priv->saveSWF0[i]);
515 I915_WRITE(SWF10 + (i << 2), dev_priv->saveSWF1[i+7]);
516 }
517 for (i = 0; i < 3; i++)
518 I915_WRITE(SWF30 + (i << 2), dev_priv->saveSWF2[i]);
519
520 i915_restore_vga(dev);
521
522 return 0;
523}
524