Maria Yu | f16c160 | 2017-12-22 13:05:17 +0800 | [diff] [blame] | 1 | /* |
| 2 | * Copyright (c) 2018, The Linux Foundation. All rights reserved. |
| 3 | * |
| 4 | * This program is free software; you can redistribute it and/or modify |
| 5 | * it under the terms of the GNU General Public License version 2 and |
| 6 | * only version 2 as published by the Free Software Foundation. |
| 7 | * |
| 8 | * This program is distributed in the hope that it will be useful, |
| 9 | * but WITHOUT ANY WARRANTY; without even the implied warranty of |
| 10 | * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the |
| 11 | * GNU General Public License for more details. |
| 12 | */ |
| 13 | |
| 14 | / { |
| 15 | /delete-node/ cpus; |
| 16 | |
| 17 | cpus { |
| 18 | #address-cells = <2>; |
| 19 | #size-cells = <0>; |
| 20 | |
| 21 | cpu-map { |
| 22 | cluster0 { |
| 23 | core0 { |
| 24 | cpu = <&CPU0>; |
| 25 | }; |
| 26 | core1 { |
| 27 | cpu = <&CPU1>; |
| 28 | }; |
| 29 | core2 { |
| 30 | cpu = <&CPU2>; |
| 31 | }; |
| 32 | core3 { |
| 33 | cpu = <&CPU3>; |
| 34 | }; |
| 35 | }; |
| 36 | |
| 37 | cluster1 { |
| 38 | core0 { |
| 39 | cpu = <&CPU4>; |
| 40 | }; |
| 41 | core1 { |
| 42 | cpu = <&CPU5>; |
| 43 | }; |
| 44 | core2 { |
| 45 | cpu = <&CPU6>; |
| 46 | }; |
| 47 | core3 { |
| 48 | cpu = <&CPU7>; |
| 49 | }; |
| 50 | }; |
| 51 | }; |
| 52 | |
| 53 | CPU0: cpu@0 { |
| 54 | device_type = "cpu"; |
| 55 | compatible = "arm,armv8"; |
| 56 | reg = <0x0 0x0>; |
| 57 | enable-method = "psci"; |
| 58 | efficiency = <1024>; |
| 59 | sched-energy-costs = <&CPU_COST_0 &CLUSTER_COST_0>; |
| 60 | next-level-cache = <&L2_0>; |
| 61 | L2_0: l2-cache { |
| 62 | compatible = "arm,arch-cache"; |
| 63 | cache-level = <2>; |
| 64 | /* A53 L2 dump not supported */ |
| 65 | qcom,dump-size = <0x0>; |
| 66 | }; |
| 67 | L1_I_0: l1-icache { |
| 68 | compatible = "arm,arch-cache"; |
| 69 | qcom,dump-size = <0x9040>; |
| 70 | }; |
| 71 | L1_D_0: l1-dcache { |
| 72 | compatible = "arm,arch-cache"; |
| 73 | qcom,dump-size = <0x9040>; |
| 74 | }; |
| 75 | L1_TLB_0: l1-tlb { |
| 76 | qcom,dump-size = <0x2800>; |
| 77 | }; |
| 78 | }; |
| 79 | |
| 80 | CPU1: cpu@1 { |
| 81 | device_type = "cpu"; |
| 82 | compatible = "arm,armv8"; |
| 83 | enable-method = "psci"; |
| 84 | reg = <0x0 0x1>; |
| 85 | efficiency = <1024>; |
| 86 | sched-energy-costs = <&CPU_COST_0 &CLUSTER_COST_0>; |
| 87 | next-level-cache = <&L2_0>; |
| 88 | L1_I_1: l1-icache { |
| 89 | compatible = "arm,arch-cache"; |
| 90 | qcom,dump-size = <0x9040>; |
| 91 | }; |
| 92 | L1_D_1: l1-dcache { |
| 93 | compatible = "arm,arch-cache"; |
| 94 | qcom,dump-size = <0x9040>; |
| 95 | }; |
| 96 | L1_TLB_1: l1-tlb { |
| 97 | qcom,dump-size = <0x2800>; |
| 98 | }; |
| 99 | }; |
| 100 | |
| 101 | CPU2: cpu@2 { |
| 102 | device_type = "cpu"; |
| 103 | compatible = "arm,armv8"; |
| 104 | enable-method = "psci"; |
| 105 | reg = <0x0 0x2>; |
| 106 | efficiency = <1024>; |
| 107 | sched-energy-costs = <&CPU_COST_0 &CLUSTER_COST_0>; |
| 108 | next-level-cache = <&L2_0>; |
| 109 | L1_I_2: l1-icache { |
| 110 | compatible = "arm,arch-cache"; |
| 111 | qcom,dump-size = <0x9040>; |
| 112 | }; |
| 113 | L1_D_2: l1-dcache { |
| 114 | compatible = "arm,arch-cache"; |
| 115 | qcom,dump-size = <0x9040>; |
| 116 | }; |
| 117 | L1_TLB_2: l1-tlb { |
| 118 | qcom,dump-size = <0x2800>; |
| 119 | }; |
| 120 | }; |
| 121 | |
| 122 | CPU3: cpu@3 { |
| 123 | device_type = "cpu"; |
| 124 | compatible = "arm,armv8"; |
| 125 | enable-method = "psci"; |
| 126 | reg = <0x0 0x3>; |
| 127 | efficiency = <1024>; |
| 128 | sched-energy-costs = <&CPU_COST_0 &CLUSTER_COST_0>; |
| 129 | next-level-cache = <&L2_0>; |
| 130 | L1_I_3: l1-icache { |
| 131 | compatible = "arm,arch-cache"; |
| 132 | qcom,dump-size = <0x9040>; |
| 133 | }; |
| 134 | L1_D_3: l1-dcache { |
| 135 | compatible = "arm,arch-cache"; |
| 136 | qcom,dump-size = <0x9040>; |
| 137 | }; |
| 138 | L1_TLB_3: l1-tlb { |
| 139 | qcom,dump-size = <0x2800>; |
| 140 | }; |
| 141 | }; |
| 142 | |
| 143 | CPU4: cpu@100 { |
| 144 | device_type = "cpu"; |
| 145 | compatible = "arm,armv8"; |
| 146 | enable-method = "psci"; |
| 147 | reg = <0x0 0x100>; |
| 148 | efficiency = <1638>; |
| 149 | sched-energy-costs = <&CPU_COST_0 &CLUSTER_COST_1>; |
| 150 | next-level-cache = <&L2_1>; |
| 151 | L2_1: l2-cache { |
| 152 | compatible = "arm,arch-cache"; |
| 153 | cache-level = <2>; |
| 154 | }; |
| 155 | L1_I_100: l1-icache { |
| 156 | compatible = "arm,arch-cache"; |
| 157 | qcom,dump-size = <0x12000>; |
| 158 | }; |
| 159 | L1_D_100: l1-dcache { |
| 160 | compatible = "arm,arch-cache"; |
| 161 | qcom,dump-size = <0x9040>; |
| 162 | }; |
| 163 | L1_TLB_100: l1-tlb { |
| 164 | qcom,dump-size = <0x4800>; |
| 165 | }; |
| 166 | }; |
| 167 | |
| 168 | CPU5: cpu@101 { |
| 169 | device_type = "cpu"; |
| 170 | compatible = "arm,cortex-a53","arm,armv8"; |
| 171 | enable-method = "psci"; |
| 172 | reg = <0x0 0x101>; |
| 173 | efficiency = <1638>; |
| 174 | sched-energy-costs = <&CPU_COST_0 &CLUSTER_COST_1>; |
| 175 | next-level-cache = <&L2_1>; |
| 176 | L1_I_101: l1-icache { |
| 177 | compatible = "arm,arch-cache"; |
| 178 | qcom,dump-size = <0x12000>; |
| 179 | }; |
| 180 | L1_D_101: l1-dcache { |
| 181 | compatible = "arm,arch-cache"; |
| 182 | qcom,dump-size = <0x9040>; |
| 183 | }; |
| 184 | L1_TLB_101: l1-tlb { |
| 185 | qcom,dump-size = <0x4800>; |
| 186 | }; |
| 187 | }; |
| 188 | |
| 189 | CPU6: cpu@102 { |
| 190 | device_type = "cpu"; |
| 191 | compatible = "arm,cortex-a53","arm,armv8"; |
| 192 | enable-method = "psci"; |
| 193 | reg = <0x0 0x102>; |
| 194 | efficiency = <1638>; |
| 195 | sched-energy-costs = <&CPU_COST_0 &CLUSTER_COST_1>; |
| 196 | next-level-cache = <&L2_1>; |
| 197 | L1_I_102: l1-icache { |
| 198 | compatible = "arm,arch-cache"; |
| 199 | qcom,dump-size = <0x12000>; |
| 200 | }; |
| 201 | L1_D_102: l1-dcache { |
| 202 | compatible = "arm,arch-cache"; |
| 203 | qcom,dump-size = <0x9040>; |
| 204 | }; |
| 205 | L1_TLB_102: l1-tlb { |
| 206 | qcom,dump-size = <0x4800>; |
| 207 | }; |
| 208 | }; |
| 209 | |
| 210 | CPU7: cpu@103 { |
| 211 | device_type = "cpu"; |
| 212 | compatible = "arm,cortex-a53","arm,armv8"; |
| 213 | enable-method = "psci"; |
| 214 | reg = <0x0 0x103>; |
| 215 | efficiency = <1638>; |
| 216 | sched-energy-costs = <&CPU_COST_0 &CLUSTER_COST_1>; |
| 217 | next-level-cache = <&L2_1>; |
| 218 | L1_I_103: l1-icache { |
| 219 | compatible = "arm,arch-cache"; |
| 220 | qcom,dump-size = <0x12000>; |
| 221 | }; |
| 222 | L1_D_103: l1-dcache { |
| 223 | compatible = "arm,arch-cache"; |
| 224 | qcom,dump-size = <0x9040>; |
| 225 | }; |
| 226 | L1_TLB_103: l1-tlb { |
| 227 | qcom,dump-size = <0x4800>; |
| 228 | }; |
| 229 | }; |
| 230 | }; |
| 231 | }; |
| 232 | |
| 233 | &cpuss_dump { |
| 234 | qcom,l1_tlb_dump0 { |
| 235 | qcom,dump-node = <&L1_TLB_0>; |
| 236 | qcom,dump-id = <0x20>; |
| 237 | }; |
| 238 | qcom,l1_tlb_dump1 { |
| 239 | qcom,dump-node = <&L1_TLB_1>; |
| 240 | qcom,dump-id = <0x21>; |
| 241 | }; |
| 242 | qcom,l1_tlb_dump2 { |
| 243 | qcom,dump-node = <&L1_TLB_2>; |
| 244 | qcom,dump-id = <0x22>; |
| 245 | }; |
| 246 | qcom,l1_tlb_dump3 { |
| 247 | qcom,dump-node = <&L1_TLB_3>; |
| 248 | qcom,dump-id = <0x23>; |
| 249 | }; |
| 250 | qcom,l1_tlb_dump100 { |
| 251 | qcom,dump-node = <&L1_TLB_100>; |
| 252 | qcom,dump-id = <0x24>; |
| 253 | }; |
| 254 | qcom,l1_tlb_dump101 { |
| 255 | qcom,dump-node = <&L1_TLB_101>; |
| 256 | qcom,dump-id = <0x25>; |
| 257 | }; |
| 258 | qcom,l1_tlb_dump102 { |
| 259 | qcom,dump-node = <&L1_TLB_102>; |
| 260 | qcom,dump-id = <0x26>; |
| 261 | }; |
| 262 | qcom,l1_tlb_dump103 { |
| 263 | qcom,dump-node = <&L1_TLB_103>; |
| 264 | qcom,dump-id = <0x27>; |
| 265 | }; |
| 266 | }; |
| 267 | |