blob: 40c2981de8edde699fbc0211da844ee046b12ed1 [file] [log] [blame]
Eilon Greenstein2b144022009-02-12 08:38:35 +00001/* Copyright 2008-2009 Broadcom Corporation
Yaniv Rosnerea4e0402008-06-23 20:27:26 -07002 *
3 * Unless you and Broadcom execute a separate written software license
4 * agreement governing use of this software, this software is licensed to you
5 * under the terms of the GNU General Public License version 2, available
6 * at http://www.gnu.org/licenses/old-licenses/gpl-2.0.html (the "GPL").
7 *
8 * Notwithstanding the above, under no circumstances may you combine this
9 * software in any way with any other Broadcom software provided under a
10 * license other than the GPL, without Broadcom's express prior written
11 * consent.
12 *
13 * Written by Yaniv Rosner
14 *
15 */
16
17#ifndef BNX2X_LINK_H
18#define BNX2X_LINK_H
19
20
21
22/***********************************************************/
23/* Defines */
24/***********************************************************/
25#define DEFAULT_PHY_DEV_ADDR 3
26
27
28
David S. Millerc0700f92008-12-16 23:53:20 -080029#define BNX2X_FLOW_CTRL_AUTO PORT_FEATURE_FLOW_CONTROL_AUTO
30#define BNX2X_FLOW_CTRL_TX PORT_FEATURE_FLOW_CONTROL_TX
31#define BNX2X_FLOW_CTRL_RX PORT_FEATURE_FLOW_CONTROL_RX
32#define BNX2X_FLOW_CTRL_BOTH PORT_FEATURE_FLOW_CONTROL_BOTH
33#define BNX2X_FLOW_CTRL_NONE PORT_FEATURE_FLOW_CONTROL_NONE
Yaniv Rosnerea4e0402008-06-23 20:27:26 -070034
35#define SPEED_AUTO_NEG 0
36#define SPEED_12000 12000
37#define SPEED_12500 12500
38#define SPEED_13000 13000
39#define SPEED_15000 15000
40#define SPEED_16000 16000
41
Eilon Greenstein4d295db2009-07-21 05:47:47 +000042#define SFP_EEPROM_VENDOR_NAME_ADDR 0x14
43#define SFP_EEPROM_VENDOR_NAME_SIZE 16
44#define SFP_EEPROM_VENDOR_OUI_ADDR 0x25
45#define SFP_EEPROM_VENDOR_OUI_SIZE 3
46#define SFP_EEPROM_PART_NO_ADDR 0x28
47#define SFP_EEPROM_PART_NO_SIZE 16
48#define PWR_FLT_ERR_MSG_LEN 250
Yaniv Rosnerea4e0402008-06-23 20:27:26 -070049/***********************************************************/
50/* Structs */
51/***********************************************************/
52/* Inputs parameters to the CLC */
53struct link_params {
54
55 u8 port;
56
57 /* Default / User Configuration */
58 u8 loopback_mode;
59#define LOOPBACK_NONE 0
60#define LOOPBACK_EMAC 1
61#define LOOPBACK_BMAC 2
62#define LOOPBACK_XGXS_10 3
63#define LOOPBACK_EXT_PHY 4
Yaniv Rosner6bbca912008-08-13 15:57:28 -070064#define LOOPBACK_EXT 5
Yaniv Rosnerea4e0402008-06-23 20:27:26 -070065
66 u16 req_duplex;
67 u16 req_flow_ctrl;
Yaniv Rosner8c99e7b2008-08-13 15:56:17 -070068 u16 req_fc_auto_adv; /* Should be set to TX / BOTH when
69 req_flow_ctrl is set to AUTO */
Yaniv Rosnerea4e0402008-06-23 20:27:26 -070070 u16 req_line_speed; /* Also determine AutoNeg */
71
72 /* Device parameters */
73 u8 mac_addr[6];
Yaniv Rosner8c99e7b2008-08-13 15:56:17 -070074
Yaniv Rosnerea4e0402008-06-23 20:27:26 -070075 /* shmem parameters */
76 u32 shmem_base;
77 u32 speed_cap_mask;
78 u32 switch_cfg;
79#define SWITCH_CFG_1G PORT_FEATURE_CON_SWITCH_1G_SWITCH
80#define SWITCH_CFG_10G PORT_FEATURE_CON_SWITCH_10G_SWITCH
81#define SWITCH_CFG_AUTO_DETECT PORT_FEATURE_CON_SWITCH_AUTO_DETECT
82
83 u16 hw_led_mode; /* part of the hw_config read from the shmem */
Eilon Greenstein1ef70b92009-08-12 08:23:59 +000084
85 /* phy_addr populated by the phy_init function */
86 u8 phy_addr;
87 /*u8 reserved1;*/
88
Yaniv Rosnerea4e0402008-06-23 20:27:26 -070089 u32 lane_config;
90 u32 ext_phy_config;
Eilon Greenstein659bc5c2009-08-12 08:24:02 +000091#define XGXS_EXT_PHY_TYPE(ext_phy_config) \
92 ((ext_phy_config) & PORT_HW_CFG_XGXS_EXT_PHY_TYPE_MASK)
93#define XGXS_EXT_PHY_ADDR(ext_phy_config) \
94 (((ext_phy_config) & PORT_HW_CFG_XGXS_EXT_PHY_ADDR_MASK) >> \
95 PORT_HW_CFG_XGXS_EXT_PHY_ADDR_SHIFT)
96#define SERDES_EXT_PHY_TYPE(ext_phy_config) \
97 ((ext_phy_config) & PORT_HW_CFG_SERDES_EXT_PHY_TYPE_MASK)
98
Yaniv Rosnerea4e0402008-06-23 20:27:26 -070099 /* Phy register parameter */
100 u32 chip_id;
101
Eilon Greensteinc2c8b032009-02-12 08:37:14 +0000102 u16 xgxs_config_rx[4]; /* preemphasis values for the rx side */
Eilon Greensteinc2c8b032009-02-12 08:37:14 +0000103 u16 xgxs_config_tx[4]; /* preemphasis values for the tx side */
Eilon Greenstein1ef70b92009-08-12 08:23:59 +0000104
Eilon Greenstein589abe32009-02-12 08:36:55 +0000105 u32 feature_config_flags;
106#define FEATURE_CONFIG_OVERRIDE_PREEMPHASIS_ENABLED (1<<0)
Eilon Greenstein4d295db2009-07-21 05:47:47 +0000107#define FEATURE_CONFIG_BC_SUPPORTS_OPT_MDL_VRFY (1<<2)
108#define FEATURE_CONFIG_BCM8727_NOC (1<<3)
Eilon Greenstein1ef70b92009-08-12 08:23:59 +0000109
Yaniv Rosnerea4e0402008-06-23 20:27:26 -0700110 /* Device pointer passed to all callback functions */
111 struct bnx2x *bp;
112};
113
114/* Output parameters */
115struct link_vars {
Eilon Greenstein1ef70b92009-08-12 08:23:59 +0000116 u8 phy_flags;
117
118 u8 mac_type;
119#define MAC_TYPE_NONE 0
120#define MAC_TYPE_EMAC 1
121#define MAC_TYPE_BMAC 2
122
Yaniv Rosnerea4e0402008-06-23 20:27:26 -0700123 u8 phy_link_up; /* internal phy link indication */
124 u8 link_up;
Yaniv Rosnerea4e0402008-06-23 20:27:26 -0700125
Yaniv Rosnerea4e0402008-06-23 20:27:26 -0700126 u16 line_speed;
Eilon Greenstein1ef70b92009-08-12 08:23:59 +0000127 u16 duplex;
128
129 u16 flow_ctrl;
130 u16 ieee_fc;
131
Yaniv Rosnerea4e0402008-06-23 20:27:26 -0700132 u32 autoneg;
133#define AUTO_NEG_DISABLED 0x0
134#define AUTO_NEG_ENABLED 0x1
135#define AUTO_NEG_COMPLETE 0x2
Eilon Greenstein1ef70b92009-08-12 08:23:59 +0000136#define AUTO_NEG_PARALLEL_DETECTION_USED 0x3
Yaniv Rosnerea4e0402008-06-23 20:27:26 -0700137
138 /* The same definitions as the shmem parameter */
139 u32 link_status;
140};
141
142/***********************************************************/
143/* Functions */
144/***********************************************************/
145
146/* Initialize the phy */
147u8 bnx2x_phy_init(struct link_params *input, struct link_vars *output);
148
Eilon Greenstein589abe32009-02-12 08:36:55 +0000149/* Reset the link. Should be called when driver or interface goes down
150 Before calling phy firmware upgrade, the reset_ext_phy should be set
151 to 0 */
152u8 bnx2x_link_reset(struct link_params *params, struct link_vars *vars,
153 u8 reset_ext_phy);
Yaniv Rosnerea4e0402008-06-23 20:27:26 -0700154
155/* bnx2x_link_update should be called upon link interrupt */
156u8 bnx2x_link_update(struct link_params *input, struct link_vars *output);
157
158/* use the following cl45 functions to read/write from external_phy
159 In order to use it to read/write internal phy registers, use
160 DEFAULT_PHY_DEV_ADDR as devad, and (_bank + (_addr & 0xf)) as
161 Use ext_phy_type of 0 in case of cl22 over cl45
162 the register */
163u8 bnx2x_cl45_read(struct bnx2x *bp, u8 port, u32 ext_phy_type,
164 u8 phy_addr, u8 devad, u16 reg, u16 *ret_val);
165
166u8 bnx2x_cl45_write(struct bnx2x *bp, u8 port, u32 ext_phy_type,
167 u8 phy_addr, u8 devad, u16 reg, u16 val);
168
169/* Reads the link_status from the shmem,
Eilon Greenstein33471622008-08-13 15:59:08 -0700170 and update the link vars accordingly */
Yaniv Rosnerea4e0402008-06-23 20:27:26 -0700171void bnx2x_link_status_update(struct link_params *input,
172 struct link_vars *output);
173/* returns string representing the fw_version of the external phy */
174u8 bnx2x_get_ext_phy_fw_version(struct link_params *params, u8 driver_loaded,
175 u8 *version, u16 len);
176
177/* Set/Unset the led
178 Basically, the CLC takes care of the led for the link, but in case one needs
Eilon Greenstein33471622008-08-13 15:59:08 -0700179 to set/unset the led unnaturally, set the "mode" to LED_MODE_OPER to
Yaniv Rosnerea4e0402008-06-23 20:27:26 -0700180 blink the led, and LED_MODE_OFF to set the led off.*/
Yaniv Rosner7846e472009-11-05 19:18:07 +0200181u8 bnx2x_set_led(struct link_params *params, u8 mode, u32 speed);
Yaniv Rosnerea4e0402008-06-23 20:27:26 -0700182#define LED_MODE_OFF 0
183#define LED_MODE_OPER 2
184
185u8 bnx2x_override_led_value(struct bnx2x *bp, u8 port, u32 led_idx, u32 value);
186
Eilon Greenstein589abe32009-02-12 08:36:55 +0000187/* bnx2x_handle_module_detect_int should be called upon module detection
188 interrupt */
189void bnx2x_handle_module_detect_int(struct link_params *params);
190
Yaniv Rosnerea4e0402008-06-23 20:27:26 -0700191/* Get the actual link status. In case it returns 0, link is up,
192 otherwise link is down*/
193u8 bnx2x_test_link(struct link_params *input, struct link_vars *vars);
194
Yaniv Rosner6bbca912008-08-13 15:57:28 -0700195/* One-time initialization for external phy after power up */
196u8 bnx2x_common_init_phy(struct bnx2x *bp, u32 shmem_base);
Yaniv Rosnerea4e0402008-06-23 20:27:26 -0700197
Eilon Greensteinf57a6022009-08-12 08:23:11 +0000198/* Reset the external PHY using GPIO */
199void bnx2x_ext_phy_hw_reset(struct bnx2x *bp, u8 port);
200
201void bnx2x_sfx7101_sp_sw_reset(struct bnx2x *bp, u8 port, u8 phy_addr);
Eilon Greenstein356e2382009-02-12 08:38:32 +0000202
Eilon Greenstein4d295db2009-07-21 05:47:47 +0000203u8 bnx2x_read_sfp_module_eeprom(struct link_params *params, u16 addr,
204 u8 byte_cnt, u8 *o_buf);
205
Yaniv Rosnerea4e0402008-06-23 20:27:26 -0700206#endif /* BNX2X_LINK_H */