blob: be637dce944c03efa7b134726a63058f97544edf [file] [log] [blame]
David S. Millerecba38a2006-06-23 21:23:01 -07001/* sunqe.c: Sparc QuadEthernet 10baseT SBUS card driver.
Linus Torvalds1da177e2005-04-16 15:20:36 -07002 * Once again I am out to prove that every ethernet
3 * controller out there can be most efficiently programmed
4 * if you make it look like a LANCE.
5 *
David S. Miller8e912b32008-08-27 00:12:27 -07006 * Copyright (C) 1996, 1999, 2003, 2006, 2008 David S. Miller (davem@davemloft.net)
Linus Torvalds1da177e2005-04-16 15:20:36 -07007 */
8
Linus Torvalds1da177e2005-04-16 15:20:36 -07009#include <linux/module.h>
10#include <linux/kernel.h>
11#include <linux/types.h>
12#include <linux/errno.h>
13#include <linux/fcntl.h>
14#include <linux/interrupt.h>
15#include <linux/ioport.h>
16#include <linux/in.h>
17#include <linux/slab.h>
18#include <linux/string.h>
19#include <linux/delay.h>
20#include <linux/init.h>
21#include <linux/crc32.h>
22#include <linux/netdevice.h>
23#include <linux/etherdevice.h>
24#include <linux/skbuff.h>
25#include <linux/ethtool.h>
26#include <linux/bitops.h>
David S. Miller738f2b72008-08-27 18:09:11 -070027#include <linux/dma-mapping.h>
David S. Miller8e912b32008-08-27 00:12:27 -070028#include <linux/of.h>
29#include <linux/of_device.h>
Linus Torvalds1da177e2005-04-16 15:20:36 -070030
31#include <asm/system.h>
32#include <asm/io.h>
33#include <asm/dma.h>
34#include <asm/byteorder.h>
35#include <asm/idprom.h>
Linus Torvalds1da177e2005-04-16 15:20:36 -070036#include <asm/openprom.h>
37#include <asm/oplib.h>
38#include <asm/auxio.h>
39#include <asm/pgtable.h>
40#include <asm/irq.h>
41
42#include "sunqe.h"
43
Tom 'spot' Callaway10158282005-04-24 20:35:20 -070044#define DRV_NAME "sunqe"
David S. Miller8e912b32008-08-27 00:12:27 -070045#define DRV_VERSION "4.1"
46#define DRV_RELDATE "August 27, 2008"
David S. Millerecba38a2006-06-23 21:23:01 -070047#define DRV_AUTHOR "David S. Miller (davem@davemloft.net)"
Tom 'spot' Callaway10158282005-04-24 20:35:20 -070048
49static char version[] =
50 DRV_NAME ".c:v" DRV_VERSION " " DRV_RELDATE " " DRV_AUTHOR "\n";
51
52MODULE_VERSION(DRV_VERSION);
53MODULE_AUTHOR(DRV_AUTHOR);
54MODULE_DESCRIPTION("Sun QuadEthernet 10baseT SBUS card driver");
55MODULE_LICENSE("GPL");
56
Linus Torvalds1da177e2005-04-16 15:20:36 -070057static struct sunqec *root_qec_dev;
58
59static void qe_set_multicast(struct net_device *dev);
60
61#define QEC_RESET_TRIES 200
62
63static inline int qec_global_reset(void __iomem *gregs)
64{
65 int tries = QEC_RESET_TRIES;
66
67 sbus_writel(GLOB_CTRL_RESET, gregs + GLOB_CTRL);
68 while (--tries) {
69 u32 tmp = sbus_readl(gregs + GLOB_CTRL);
70 if (tmp & GLOB_CTRL_RESET) {
71 udelay(20);
72 continue;
73 }
74 break;
75 }
76 if (tries)
77 return 0;
78 printk(KERN_ERR "QuadEther: AIEEE cannot reset the QEC!\n");
79 return -1;
80}
81
82#define MACE_RESET_RETRIES 200
83#define QE_RESET_RETRIES 200
84
85static inline int qe_stop(struct sunqe *qep)
86{
87 void __iomem *cregs = qep->qcregs;
88 void __iomem *mregs = qep->mregs;
89 int tries;
90
91 /* Reset the MACE, then the QEC channel. */
92 sbus_writeb(MREGS_BCONFIG_RESET, mregs + MREGS_BCONFIG);
93 tries = MACE_RESET_RETRIES;
94 while (--tries) {
95 u8 tmp = sbus_readb(mregs + MREGS_BCONFIG);
96 if (tmp & MREGS_BCONFIG_RESET) {
97 udelay(20);
98 continue;
99 }
100 break;
101 }
102 if (!tries) {
103 printk(KERN_ERR "QuadEther: AIEEE cannot reset the MACE!\n");
104 return -1;
105 }
106
107 sbus_writel(CREG_CTRL_RESET, cregs + CREG_CTRL);
108 tries = QE_RESET_RETRIES;
109 while (--tries) {
110 u32 tmp = sbus_readl(cregs + CREG_CTRL);
111 if (tmp & CREG_CTRL_RESET) {
112 udelay(20);
113 continue;
114 }
115 break;
116 }
117 if (!tries) {
118 printk(KERN_ERR "QuadEther: Cannot reset QE channel!\n");
119 return -1;
120 }
121 return 0;
122}
123
124static void qe_init_rings(struct sunqe *qep)
125{
126 struct qe_init_block *qb = qep->qe_block;
127 struct sunqe_buffers *qbufs = qep->buffers;
128 __u32 qbufs_dvma = qep->buffers_dvma;
129 int i;
130
131 qep->rx_new = qep->rx_old = qep->tx_new = qep->tx_old = 0;
132 memset(qb, 0, sizeof(struct qe_init_block));
133 memset(qbufs, 0, sizeof(struct sunqe_buffers));
134 for (i = 0; i < RX_RING_SIZE; i++) {
135 qb->qe_rxd[i].rx_addr = qbufs_dvma + qebuf_offset(rx_buf, i);
136 qb->qe_rxd[i].rx_flags =
137 (RXD_OWN | ((RXD_PKT_SZ) & RXD_LENGTH));
138 }
139}
140
141static int qe_init(struct sunqe *qep, int from_irq)
142{
143 struct sunqec *qecp = qep->parent;
144 void __iomem *cregs = qep->qcregs;
145 void __iomem *mregs = qep->mregs;
146 void __iomem *gregs = qecp->gregs;
147 unsigned char *e = &qep->dev->dev_addr[0];
148 u32 tmp;
149 int i;
150
151 /* Shut it up. */
152 if (qe_stop(qep))
153 return -EAGAIN;
154
155 /* Setup initial rx/tx init block pointers. */
156 sbus_writel(qep->qblock_dvma + qib_offset(qe_rxd, 0), cregs + CREG_RXDS);
157 sbus_writel(qep->qblock_dvma + qib_offset(qe_txd, 0), cregs + CREG_TXDS);
158
159 /* Enable/mask the various irq's. */
160 sbus_writel(0, cregs + CREG_RIMASK);
161 sbus_writel(1, cregs + CREG_TIMASK);
162
163 sbus_writel(0, cregs + CREG_QMASK);
164 sbus_writel(CREG_MMASK_RXCOLL, cregs + CREG_MMASK);
165
166 /* Setup the FIFO pointers into QEC local memory. */
167 tmp = qep->channel * sbus_readl(gregs + GLOB_MSIZE);
168 sbus_writel(tmp, cregs + CREG_RXRBUFPTR);
169 sbus_writel(tmp, cregs + CREG_RXWBUFPTR);
170
171 tmp = sbus_readl(cregs + CREG_RXRBUFPTR) +
172 sbus_readl(gregs + GLOB_RSIZE);
173 sbus_writel(tmp, cregs + CREG_TXRBUFPTR);
174 sbus_writel(tmp, cregs + CREG_TXWBUFPTR);
175
176 /* Clear the channel collision counter. */
177 sbus_writel(0, cregs + CREG_CCNT);
178
179 /* For 10baseT, inter frame space nor throttle seems to be necessary. */
180 sbus_writel(0, cregs + CREG_PIPG);
181
182 /* Now dork with the AMD MACE. */
183 sbus_writeb(MREGS_PHYCONFIG_AUTO, mregs + MREGS_PHYCONFIG);
184 sbus_writeb(MREGS_TXFCNTL_AUTOPAD, mregs + MREGS_TXFCNTL);
185 sbus_writeb(0, mregs + MREGS_RXFCNTL);
186
187 /* The QEC dma's the rx'd packets from local memory out to main memory,
188 * and therefore it interrupts when the packet reception is "complete".
189 * So don't listen for the MACE talking about it.
190 */
191 sbus_writeb(MREGS_IMASK_COLL | MREGS_IMASK_RXIRQ, mregs + MREGS_IMASK);
192 sbus_writeb(MREGS_BCONFIG_BSWAP | MREGS_BCONFIG_64TS, mregs + MREGS_BCONFIG);
193 sbus_writeb((MREGS_FCONFIG_TXF16 | MREGS_FCONFIG_RXF32 |
194 MREGS_FCONFIG_RFWU | MREGS_FCONFIG_TFWU),
195 mregs + MREGS_FCONFIG);
196
197 /* Only usable interface on QuadEther is twisted pair. */
198 sbus_writeb(MREGS_PLSCONFIG_TP, mregs + MREGS_PLSCONFIG);
199
200 /* Tell MACE we are changing the ether address. */
201 sbus_writeb(MREGS_IACONFIG_ACHNGE | MREGS_IACONFIG_PARESET,
202 mregs + MREGS_IACONFIG);
203 while ((sbus_readb(mregs + MREGS_IACONFIG) & MREGS_IACONFIG_ACHNGE) != 0)
204 barrier();
205 sbus_writeb(e[0], mregs + MREGS_ETHADDR);
206 sbus_writeb(e[1], mregs + MREGS_ETHADDR);
207 sbus_writeb(e[2], mregs + MREGS_ETHADDR);
208 sbus_writeb(e[3], mregs + MREGS_ETHADDR);
209 sbus_writeb(e[4], mregs + MREGS_ETHADDR);
210 sbus_writeb(e[5], mregs + MREGS_ETHADDR);
211
212 /* Clear out the address filter. */
213 sbus_writeb(MREGS_IACONFIG_ACHNGE | MREGS_IACONFIG_LARESET,
214 mregs + MREGS_IACONFIG);
215 while ((sbus_readb(mregs + MREGS_IACONFIG) & MREGS_IACONFIG_ACHNGE) != 0)
216 barrier();
217 for (i = 0; i < 8; i++)
218 sbus_writeb(0, mregs + MREGS_FILTER);
219
220 /* Address changes are now complete. */
221 sbus_writeb(0, mregs + MREGS_IACONFIG);
222
223 qe_init_rings(qep);
224
225 /* Wait a little bit for the link to come up... */
226 mdelay(5);
227 if (!(sbus_readb(mregs + MREGS_PHYCONFIG) & MREGS_PHYCONFIG_LTESTDIS)) {
228 int tries = 50;
229
Roel Kluin46578a692009-02-02 21:39:02 -0800230 while (--tries) {
Linus Torvalds1da177e2005-04-16 15:20:36 -0700231 u8 tmp;
232
233 mdelay(5);
234 barrier();
235 tmp = sbus_readb(mregs + MREGS_PHYCONFIG);
236 if ((tmp & MREGS_PHYCONFIG_LSTAT) != 0)
237 break;
238 }
239 if (tries == 0)
240 printk(KERN_NOTICE "%s: Warning, link state is down.\n", qep->dev->name);
241 }
242
243 /* Missed packet counter is cleared on a read. */
244 sbus_readb(mregs + MREGS_MPCNT);
245
246 /* Reload multicast information, this will enable the receiver
247 * and transmitter.
248 */
249 qe_set_multicast(qep->dev);
250
251 /* QEC should now start to show interrupts. */
252 return 0;
253}
254
255/* Grrr, certain error conditions completely lock up the AMD MACE,
256 * so when we get these we _must_ reset the chip.
257 */
258static int qe_is_bolixed(struct sunqe *qep, u32 qe_status)
259{
260 struct net_device *dev = qep->dev;
261 int mace_hwbug_workaround = 0;
262
263 if (qe_status & CREG_STAT_EDEFER) {
264 printk(KERN_ERR "%s: Excessive transmit defers.\n", dev->name);
Jeff Garzik09f75cd2007-10-03 17:41:50 -0700265 dev->stats.tx_errors++;
Linus Torvalds1da177e2005-04-16 15:20:36 -0700266 }
267
268 if (qe_status & CREG_STAT_CLOSS) {
269 printk(KERN_ERR "%s: Carrier lost, link down?\n", dev->name);
Jeff Garzik09f75cd2007-10-03 17:41:50 -0700270 dev->stats.tx_errors++;
271 dev->stats.tx_carrier_errors++;
Linus Torvalds1da177e2005-04-16 15:20:36 -0700272 }
273
274 if (qe_status & CREG_STAT_ERETRIES) {
275 printk(KERN_ERR "%s: Excessive transmit retries (more than 16).\n", dev->name);
Jeff Garzik09f75cd2007-10-03 17:41:50 -0700276 dev->stats.tx_errors++;
Linus Torvalds1da177e2005-04-16 15:20:36 -0700277 mace_hwbug_workaround = 1;
278 }
279
280 if (qe_status & CREG_STAT_LCOLL) {
281 printk(KERN_ERR "%s: Late transmit collision.\n", dev->name);
Jeff Garzik09f75cd2007-10-03 17:41:50 -0700282 dev->stats.tx_errors++;
283 dev->stats.collisions++;
Linus Torvalds1da177e2005-04-16 15:20:36 -0700284 mace_hwbug_workaround = 1;
285 }
286
287 if (qe_status & CREG_STAT_FUFLOW) {
288 printk(KERN_ERR "%s: Transmit fifo underflow, driver bug.\n", dev->name);
Jeff Garzik09f75cd2007-10-03 17:41:50 -0700289 dev->stats.tx_errors++;
Linus Torvalds1da177e2005-04-16 15:20:36 -0700290 mace_hwbug_workaround = 1;
291 }
292
293 if (qe_status & CREG_STAT_JERROR) {
294 printk(KERN_ERR "%s: Jabber error.\n", dev->name);
295 }
296
297 if (qe_status & CREG_STAT_BERROR) {
298 printk(KERN_ERR "%s: Babble error.\n", dev->name);
299 }
300
301 if (qe_status & CREG_STAT_CCOFLOW) {
Jeff Garzik09f75cd2007-10-03 17:41:50 -0700302 dev->stats.tx_errors += 256;
303 dev->stats.collisions += 256;
Linus Torvalds1da177e2005-04-16 15:20:36 -0700304 }
305
306 if (qe_status & CREG_STAT_TXDERROR) {
307 printk(KERN_ERR "%s: Transmit descriptor is bogus, driver bug.\n", dev->name);
Jeff Garzik09f75cd2007-10-03 17:41:50 -0700308 dev->stats.tx_errors++;
309 dev->stats.tx_aborted_errors++;
Linus Torvalds1da177e2005-04-16 15:20:36 -0700310 mace_hwbug_workaround = 1;
311 }
312
313 if (qe_status & CREG_STAT_TXLERR) {
314 printk(KERN_ERR "%s: Transmit late error.\n", dev->name);
Jeff Garzik09f75cd2007-10-03 17:41:50 -0700315 dev->stats.tx_errors++;
Linus Torvalds1da177e2005-04-16 15:20:36 -0700316 mace_hwbug_workaround = 1;
317 }
318
319 if (qe_status & CREG_STAT_TXPERR) {
320 printk(KERN_ERR "%s: Transmit DMA parity error.\n", dev->name);
Jeff Garzik09f75cd2007-10-03 17:41:50 -0700321 dev->stats.tx_errors++;
322 dev->stats.tx_aborted_errors++;
Linus Torvalds1da177e2005-04-16 15:20:36 -0700323 mace_hwbug_workaround = 1;
324 }
325
326 if (qe_status & CREG_STAT_TXSERR) {
327 printk(KERN_ERR "%s: Transmit DMA sbus error ack.\n", dev->name);
Jeff Garzik09f75cd2007-10-03 17:41:50 -0700328 dev->stats.tx_errors++;
329 dev->stats.tx_aborted_errors++;
Linus Torvalds1da177e2005-04-16 15:20:36 -0700330 mace_hwbug_workaround = 1;
331 }
332
333 if (qe_status & CREG_STAT_RCCOFLOW) {
Jeff Garzik09f75cd2007-10-03 17:41:50 -0700334 dev->stats.rx_errors += 256;
335 dev->stats.collisions += 256;
Linus Torvalds1da177e2005-04-16 15:20:36 -0700336 }
337
338 if (qe_status & CREG_STAT_RUOFLOW) {
Jeff Garzik09f75cd2007-10-03 17:41:50 -0700339 dev->stats.rx_errors += 256;
340 dev->stats.rx_over_errors += 256;
Linus Torvalds1da177e2005-04-16 15:20:36 -0700341 }
342
343 if (qe_status & CREG_STAT_MCOFLOW) {
Jeff Garzik09f75cd2007-10-03 17:41:50 -0700344 dev->stats.rx_errors += 256;
345 dev->stats.rx_missed_errors += 256;
Linus Torvalds1da177e2005-04-16 15:20:36 -0700346 }
347
348 if (qe_status & CREG_STAT_RXFOFLOW) {
349 printk(KERN_ERR "%s: Receive fifo overflow.\n", dev->name);
Jeff Garzik09f75cd2007-10-03 17:41:50 -0700350 dev->stats.rx_errors++;
351 dev->stats.rx_over_errors++;
Linus Torvalds1da177e2005-04-16 15:20:36 -0700352 }
353
354 if (qe_status & CREG_STAT_RLCOLL) {
355 printk(KERN_ERR "%s: Late receive collision.\n", dev->name);
Jeff Garzik09f75cd2007-10-03 17:41:50 -0700356 dev->stats.rx_errors++;
357 dev->stats.collisions++;
Linus Torvalds1da177e2005-04-16 15:20:36 -0700358 }
359
360 if (qe_status & CREG_STAT_FCOFLOW) {
Jeff Garzik09f75cd2007-10-03 17:41:50 -0700361 dev->stats.rx_errors += 256;
362 dev->stats.rx_frame_errors += 256;
Linus Torvalds1da177e2005-04-16 15:20:36 -0700363 }
364
365 if (qe_status & CREG_STAT_CECOFLOW) {
Jeff Garzik09f75cd2007-10-03 17:41:50 -0700366 dev->stats.rx_errors += 256;
367 dev->stats.rx_crc_errors += 256;
Linus Torvalds1da177e2005-04-16 15:20:36 -0700368 }
369
370 if (qe_status & CREG_STAT_RXDROP) {
371 printk(KERN_ERR "%s: Receive packet dropped.\n", dev->name);
Jeff Garzik09f75cd2007-10-03 17:41:50 -0700372 dev->stats.rx_errors++;
373 dev->stats.rx_dropped++;
374 dev->stats.rx_missed_errors++;
Linus Torvalds1da177e2005-04-16 15:20:36 -0700375 }
376
377 if (qe_status & CREG_STAT_RXSMALL) {
378 printk(KERN_ERR "%s: Receive buffer too small, driver bug.\n", dev->name);
Jeff Garzik09f75cd2007-10-03 17:41:50 -0700379 dev->stats.rx_errors++;
380 dev->stats.rx_length_errors++;
Linus Torvalds1da177e2005-04-16 15:20:36 -0700381 }
382
383 if (qe_status & CREG_STAT_RXLERR) {
384 printk(KERN_ERR "%s: Receive late error.\n", dev->name);
Jeff Garzik09f75cd2007-10-03 17:41:50 -0700385 dev->stats.rx_errors++;
Linus Torvalds1da177e2005-04-16 15:20:36 -0700386 mace_hwbug_workaround = 1;
387 }
388
389 if (qe_status & CREG_STAT_RXPERR) {
390 printk(KERN_ERR "%s: Receive DMA parity error.\n", dev->name);
Jeff Garzik09f75cd2007-10-03 17:41:50 -0700391 dev->stats.rx_errors++;
392 dev->stats.rx_missed_errors++;
Linus Torvalds1da177e2005-04-16 15:20:36 -0700393 mace_hwbug_workaround = 1;
394 }
395
396 if (qe_status & CREG_STAT_RXSERR) {
397 printk(KERN_ERR "%s: Receive DMA sbus error ack.\n", dev->name);
Jeff Garzik09f75cd2007-10-03 17:41:50 -0700398 dev->stats.rx_errors++;
399 dev->stats.rx_missed_errors++;
Linus Torvalds1da177e2005-04-16 15:20:36 -0700400 mace_hwbug_workaround = 1;
401 }
402
403 if (mace_hwbug_workaround)
404 qe_init(qep, 1);
405 return mace_hwbug_workaround;
406}
407
408/* Per-QE receive interrupt service routine. Just like on the happy meal
409 * we receive directly into skb's with a small packet copy water mark.
410 */
411static void qe_rx(struct sunqe *qep)
412{
413 struct qe_rxd *rxbase = &qep->qe_block->qe_rxd[0];
Jeff Garzik09f75cd2007-10-03 17:41:50 -0700414 struct net_device *dev = qep->dev;
Linus Torvalds1da177e2005-04-16 15:20:36 -0700415 struct qe_rxd *this;
416 struct sunqe_buffers *qbufs = qep->buffers;
417 __u32 qbufs_dvma = qep->buffers_dvma;
418 int elem = qep->rx_new, drops = 0;
419 u32 flags;
420
421 this = &rxbase[elem];
422 while (!((flags = this->rx_flags) & RXD_OWN)) {
423 struct sk_buff *skb;
424 unsigned char *this_qbuf =
425 &qbufs->rx_buf[elem & (RX_RING_SIZE - 1)][0];
426 __u32 this_qbuf_dvma = qbufs_dvma +
427 qebuf_offset(rx_buf, (elem & (RX_RING_SIZE - 1)));
428 struct qe_rxd *end_rxd =
429 &rxbase[(elem+RX_RING_SIZE)&(RX_RING_MAXSIZE-1)];
430 int len = (flags & RXD_LENGTH) - 4; /* QE adds ether FCS size to len */
431
432 /* Check for errors. */
433 if (len < ETH_ZLEN) {
Jeff Garzik09f75cd2007-10-03 17:41:50 -0700434 dev->stats.rx_errors++;
435 dev->stats.rx_length_errors++;
436 dev->stats.rx_dropped++;
Linus Torvalds1da177e2005-04-16 15:20:36 -0700437 } else {
438 skb = dev_alloc_skb(len + 2);
439 if (skb == NULL) {
440 drops++;
Jeff Garzik09f75cd2007-10-03 17:41:50 -0700441 dev->stats.rx_dropped++;
Linus Torvalds1da177e2005-04-16 15:20:36 -0700442 } else {
Linus Torvalds1da177e2005-04-16 15:20:36 -0700443 skb_reserve(skb, 2);
444 skb_put(skb, len);
David S. Miller8c7b7fa2007-07-10 22:08:12 -0700445 skb_copy_to_linear_data(skb, (unsigned char *) this_qbuf,
446 len);
Linus Torvalds1da177e2005-04-16 15:20:36 -0700447 skb->protocol = eth_type_trans(skb, qep->dev);
448 netif_rx(skb);
Jeff Garzik09f75cd2007-10-03 17:41:50 -0700449 dev->stats.rx_packets++;
450 dev->stats.rx_bytes += len;
Linus Torvalds1da177e2005-04-16 15:20:36 -0700451 }
452 }
453 end_rxd->rx_addr = this_qbuf_dvma;
454 end_rxd->rx_flags = (RXD_OWN | ((RXD_PKT_SZ) & RXD_LENGTH));
Jeff Garzik6aa20a22006-09-13 13:24:59 -0400455
Linus Torvalds1da177e2005-04-16 15:20:36 -0700456 elem = NEXT_RX(elem);
457 this = &rxbase[elem];
458 }
459 qep->rx_new = elem;
460 if (drops)
461 printk(KERN_NOTICE "%s: Memory squeeze, deferring packet.\n", qep->dev->name);
462}
463
464static void qe_tx_reclaim(struct sunqe *qep);
465
466/* Interrupts for all QE's get filtered out via the QEC master controller,
467 * so we just run through each qe and check to see who is signaling
468 * and thus needs to be serviced.
469 */
David Howells7d12e782006-10-05 14:55:46 +0100470static irqreturn_t qec_interrupt(int irq, void *dev_id)
Linus Torvalds1da177e2005-04-16 15:20:36 -0700471{
Jeff Garzikc31f28e2006-10-06 14:56:04 -0400472 struct sunqec *qecp = dev_id;
Linus Torvalds1da177e2005-04-16 15:20:36 -0700473 u32 qec_status;
474 int channel = 0;
475
476 /* Latch the status now. */
477 qec_status = sbus_readl(qecp->gregs + GLOB_STAT);
478 while (channel < 4) {
479 if (qec_status & 0xf) {
480 struct sunqe *qep = qecp->qes[channel];
481 u32 qe_status;
482
483 qe_status = sbus_readl(qep->qcregs + CREG_STAT);
484 if (qe_status & CREG_STAT_ERRORS) {
485 if (qe_is_bolixed(qep, qe_status))
486 goto next;
487 }
488 if (qe_status & CREG_STAT_RXIRQ)
489 qe_rx(qep);
490 if (netif_queue_stopped(qep->dev) &&
491 (qe_status & CREG_STAT_TXIRQ)) {
492 spin_lock(&qep->lock);
493 qe_tx_reclaim(qep);
494 if (TX_BUFFS_AVAIL(qep) > 0) {
495 /* Wake net queue and return to
496 * lazy tx reclaim.
497 */
498 netif_wake_queue(qep->dev);
499 sbus_writel(1, qep->qcregs + CREG_TIMASK);
500 }
501 spin_unlock(&qep->lock);
502 }
503 next:
504 ;
505 }
506 qec_status >>= 4;
507 channel++;
508 }
509
510 return IRQ_HANDLED;
511}
512
513static int qe_open(struct net_device *dev)
514{
Wang Chen8f15ea42008-11-12 23:38:36 -0800515 struct sunqe *qep = netdev_priv(dev);
Linus Torvalds1da177e2005-04-16 15:20:36 -0700516
517 qep->mconfig = (MREGS_MCONFIG_TXENAB |
518 MREGS_MCONFIG_RXENAB |
519 MREGS_MCONFIG_MBAENAB);
520 return qe_init(qep, 0);
521}
522
523static int qe_close(struct net_device *dev)
524{
Wang Chen8f15ea42008-11-12 23:38:36 -0800525 struct sunqe *qep = netdev_priv(dev);
Linus Torvalds1da177e2005-04-16 15:20:36 -0700526
527 qe_stop(qep);
528 return 0;
529}
530
531/* Reclaim TX'd frames from the ring. This must always run under
532 * the IRQ protected qep->lock.
533 */
534static void qe_tx_reclaim(struct sunqe *qep)
535{
536 struct qe_txd *txbase = &qep->qe_block->qe_txd[0];
537 int elem = qep->tx_old;
538
539 while (elem != qep->tx_new) {
540 u32 flags = txbase[elem].tx_flags;
541
542 if (flags & TXD_OWN)
543 break;
544 elem = NEXT_TX(elem);
545 }
546 qep->tx_old = elem;
547}
548
549static void qe_tx_timeout(struct net_device *dev)
550{
Wang Chen8f15ea42008-11-12 23:38:36 -0800551 struct sunqe *qep = netdev_priv(dev);
Linus Torvalds1da177e2005-04-16 15:20:36 -0700552 int tx_full;
553
554 spin_lock_irq(&qep->lock);
555
556 /* Try to reclaim, if that frees up some tx
557 * entries, we're fine.
558 */
559 qe_tx_reclaim(qep);
560 tx_full = TX_BUFFS_AVAIL(qep) <= 0;
561
562 spin_unlock_irq(&qep->lock);
563
564 if (! tx_full)
565 goto out;
566
567 printk(KERN_ERR "%s: transmit timed out, resetting\n", dev->name);
568 qe_init(qep, 1);
569
570out:
571 netif_wake_queue(dev);
572}
573
574/* Get a packet queued to go onto the wire. */
575static int qe_start_xmit(struct sk_buff *skb, struct net_device *dev)
576{
Wang Chen8f15ea42008-11-12 23:38:36 -0800577 struct sunqe *qep = netdev_priv(dev);
Linus Torvalds1da177e2005-04-16 15:20:36 -0700578 struct sunqe_buffers *qbufs = qep->buffers;
579 __u32 txbuf_dvma, qbufs_dvma = qep->buffers_dvma;
580 unsigned char *txbuf;
581 int len, entry;
582
583 spin_lock_irq(&qep->lock);
584
585 qe_tx_reclaim(qep);
586
587 len = skb->len;
588 entry = qep->tx_new;
589
590 txbuf = &qbufs->tx_buf[entry & (TX_RING_SIZE - 1)][0];
591 txbuf_dvma = qbufs_dvma +
592 qebuf_offset(tx_buf, (entry & (TX_RING_SIZE - 1)));
593
594 /* Avoid a race... */
595 qep->qe_block->qe_txd[entry].tx_flags = TXD_UPDATE;
596
Arnaldo Carvalho de Melod626f622007-03-27 18:55:52 -0300597 skb_copy_from_linear_data(skb, txbuf, len);
Linus Torvalds1da177e2005-04-16 15:20:36 -0700598
599 qep->qe_block->qe_txd[entry].tx_addr = txbuf_dvma;
600 qep->qe_block->qe_txd[entry].tx_flags =
601 (TXD_OWN | TXD_SOP | TXD_EOP | (len & TXD_LENGTH));
602 qep->tx_new = NEXT_TX(entry);
603
604 /* Get it going. */
605 dev->trans_start = jiffies;
606 sbus_writel(CREG_CTRL_TWAKEUP, qep->qcregs + CREG_CTRL);
607
Jeff Garzik09f75cd2007-10-03 17:41:50 -0700608 dev->stats.tx_packets++;
609 dev->stats.tx_bytes += len;
Linus Torvalds1da177e2005-04-16 15:20:36 -0700610
611 if (TX_BUFFS_AVAIL(qep) <= 0) {
612 /* Halt the net queue and enable tx interrupts.
613 * When the tx queue empties the tx irq handler
614 * will wake up the queue and return us back to
615 * the lazy tx reclaim scheme.
616 */
617 netif_stop_queue(dev);
618 sbus_writel(0, qep->qcregs + CREG_TIMASK);
619 }
620 spin_unlock_irq(&qep->lock);
621
622 dev_kfree_skb(skb);
623
Patrick McHardy6ed10652009-06-23 06:03:08 +0000624 return NETDEV_TX_OK;
Linus Torvalds1da177e2005-04-16 15:20:36 -0700625}
626
Linus Torvalds1da177e2005-04-16 15:20:36 -0700627static void qe_set_multicast(struct net_device *dev)
628{
Wang Chen8f15ea42008-11-12 23:38:36 -0800629 struct sunqe *qep = netdev_priv(dev);
Jiri Pirko55085902010-02-18 00:42:54 +0000630 struct dev_mc_list *dmi;
Linus Torvalds1da177e2005-04-16 15:20:36 -0700631 u8 new_mconfig = qep->mconfig;
632 char *addrs;
633 int i;
634 u32 crc;
635
636 /* Lock out others. */
637 netif_stop_queue(dev);
638
Jiri Pirko4cd24ea2010-02-08 04:30:35 +0000639 if ((dev->flags & IFF_ALLMULTI) || (netdev_mc_count(dev) > 64)) {
Linus Torvalds1da177e2005-04-16 15:20:36 -0700640 sbus_writeb(MREGS_IACONFIG_ACHNGE | MREGS_IACONFIG_LARESET,
641 qep->mregs + MREGS_IACONFIG);
642 while ((sbus_readb(qep->mregs + MREGS_IACONFIG) & MREGS_IACONFIG_ACHNGE) != 0)
643 barrier();
644 for (i = 0; i < 8; i++)
645 sbus_writeb(0xff, qep->mregs + MREGS_FILTER);
646 sbus_writeb(0, qep->mregs + MREGS_IACONFIG);
647 } else if (dev->flags & IFF_PROMISC) {
648 new_mconfig |= MREGS_MCONFIG_PROMISC;
649 } else {
650 u16 hash_table[4];
651 u8 *hbytes = (unsigned char *) &hash_table[0];
652
Jiri Pirko55085902010-02-18 00:42:54 +0000653 memset(hash_table, 0, sizeof(hash_table));
654 netdev_for_each_mc_addr(dmi, dev) {
Linus Torvalds1da177e2005-04-16 15:20:36 -0700655 addrs = dmi->dmi_addr;
Linus Torvalds1da177e2005-04-16 15:20:36 -0700656
657 if (!(*addrs & 1))
658 continue;
659 crc = ether_crc_le(6, addrs);
660 crc >>= 26;
661 hash_table[crc >> 4] |= 1 << (crc & 0xf);
662 }
663 /* Program the qe with the new filter value. */
664 sbus_writeb(MREGS_IACONFIG_ACHNGE | MREGS_IACONFIG_LARESET,
665 qep->mregs + MREGS_IACONFIG);
666 while ((sbus_readb(qep->mregs + MREGS_IACONFIG) & MREGS_IACONFIG_ACHNGE) != 0)
667 barrier();
668 for (i = 0; i < 8; i++) {
669 u8 tmp = *hbytes++;
670 sbus_writeb(tmp, qep->mregs + MREGS_FILTER);
671 }
672 sbus_writeb(0, qep->mregs + MREGS_IACONFIG);
673 }
674
675 /* Any change of the logical address filter, the physical address,
676 * or enabling/disabling promiscuous mode causes the MACE to disable
677 * the receiver. So we must re-enable them here or else the MACE
678 * refuses to listen to anything on the network. Sheesh, took
679 * me a day or two to find this bug.
680 */
681 qep->mconfig = new_mconfig;
682 sbus_writeb(qep->mconfig, qep->mregs + MREGS_MCONFIG);
683
684 /* Let us get going again. */
685 netif_wake_queue(dev);
686}
687
688/* Ethtool support... */
689static void qe_get_drvinfo(struct net_device *dev, struct ethtool_drvinfo *info)
690{
David S. Miller8e912b32008-08-27 00:12:27 -0700691 const struct linux_prom_registers *regs;
Wang Chen8f15ea42008-11-12 23:38:36 -0800692 struct sunqe *qep = netdev_priv(dev);
David S. Miller8e912b32008-08-27 00:12:27 -0700693 struct of_device *op;
Linus Torvalds1da177e2005-04-16 15:20:36 -0700694
695 strcpy(info->driver, "sunqe");
696 strcpy(info->version, "3.0");
David S. Miller8e912b32008-08-27 00:12:27 -0700697
698 op = qep->op;
699 regs = of_get_property(op->node, "reg", NULL);
700 if (regs)
701 sprintf(info->bus_info, "SBUS:%d", regs->which_io);
702
Linus Torvalds1da177e2005-04-16 15:20:36 -0700703}
704
705static u32 qe_get_link(struct net_device *dev)
706{
Wang Chen8f15ea42008-11-12 23:38:36 -0800707 struct sunqe *qep = netdev_priv(dev);
Linus Torvalds1da177e2005-04-16 15:20:36 -0700708 void __iomem *mregs = qep->mregs;
709 u8 phyconfig;
710
711 spin_lock_irq(&qep->lock);
712 phyconfig = sbus_readb(mregs + MREGS_PHYCONFIG);
713 spin_unlock_irq(&qep->lock);
714
715 return (phyconfig & MREGS_PHYCONFIG_LSTAT);
716}
717
Jeff Garzik7282d492006-09-13 14:30:00 -0400718static const struct ethtool_ops qe_ethtool_ops = {
Linus Torvalds1da177e2005-04-16 15:20:36 -0700719 .get_drvinfo = qe_get_drvinfo,
720 .get_link = qe_get_link,
721};
722
723/* This is only called once at boot time for each card probed. */
David S. Miller8e912b32008-08-27 00:12:27 -0700724static void qec_init_once(struct sunqec *qecp, struct of_device *op)
Linus Torvalds1da177e2005-04-16 15:20:36 -0700725{
726 u8 bsizes = qecp->qec_bursts;
727
David S. Miller63237ee2008-08-26 23:33:42 -0700728 if (sbus_can_burst64() && (bsizes & DMA_BURST64)) {
Linus Torvalds1da177e2005-04-16 15:20:36 -0700729 sbus_writel(GLOB_CTRL_B64, qecp->gregs + GLOB_CTRL);
730 } else if (bsizes & DMA_BURST32) {
731 sbus_writel(GLOB_CTRL_B32, qecp->gregs + GLOB_CTRL);
732 } else {
733 sbus_writel(GLOB_CTRL_B16, qecp->gregs + GLOB_CTRL);
734 }
735
736 /* Packetsize only used in 100baseT BigMAC configurations,
737 * set it to zero just to be on the safe side.
738 */
739 sbus_writel(GLOB_PSIZE_2048, qecp->gregs + GLOB_PSIZE);
740
741 /* Set the local memsize register, divided up to one piece per QE channel. */
David S. Miller8e912b32008-08-27 00:12:27 -0700742 sbus_writel((resource_size(&op->resource[1]) >> 2),
Linus Torvalds1da177e2005-04-16 15:20:36 -0700743 qecp->gregs + GLOB_MSIZE);
744
745 /* Divide up the local QEC memory amongst the 4 QE receiver and
746 * transmitter FIFOs. Basically it is (total / 2 / num_channels).
747 */
David S. Miller8e912b32008-08-27 00:12:27 -0700748 sbus_writel((resource_size(&op->resource[1]) >> 2) >> 1,
Linus Torvalds1da177e2005-04-16 15:20:36 -0700749 qecp->gregs + GLOB_TSIZE);
David S. Miller8e912b32008-08-27 00:12:27 -0700750 sbus_writel((resource_size(&op->resource[1]) >> 2) >> 1,
Linus Torvalds1da177e2005-04-16 15:20:36 -0700751 qecp->gregs + GLOB_RSIZE);
752}
753
Adrian Bunk3edd76c2008-01-30 22:03:39 +0200754static u8 __devinit qec_get_burst(struct device_node *dp)
Linus Torvalds1da177e2005-04-16 15:20:36 -0700755{
Linus Torvalds1da177e2005-04-16 15:20:36 -0700756 u8 bsizes, bsizes_more;
Linus Torvalds1da177e2005-04-16 15:20:36 -0700757
David S. Millerecba38a2006-06-23 21:23:01 -0700758 /* Find and set the burst sizes for the QEC, since it
759 * does the actual dma for all 4 channels.
Linus Torvalds1da177e2005-04-16 15:20:36 -0700760 */
David S. Millerecba38a2006-06-23 21:23:01 -0700761 bsizes = of_getintprop_default(dp, "burst-sizes", 0xff);
Linus Torvalds1da177e2005-04-16 15:20:36 -0700762 bsizes &= 0xff;
David S. Millerecba38a2006-06-23 21:23:01 -0700763 bsizes_more = of_getintprop_default(dp->parent, "burst-sizes", 0xff);
Linus Torvalds1da177e2005-04-16 15:20:36 -0700764
765 if (bsizes_more != 0xff)
766 bsizes &= bsizes_more;
767 if (bsizes == 0xff || (bsizes & DMA_BURST16) == 0 ||
David S. Millerecba38a2006-06-23 21:23:01 -0700768 (bsizes & DMA_BURST32)==0)
Linus Torvalds1da177e2005-04-16 15:20:36 -0700769 bsizes = (DMA_BURST32 - 1);
770
David S. Millerecba38a2006-06-23 21:23:01 -0700771 return bsizes;
772}
Linus Torvalds1da177e2005-04-16 15:20:36 -0700773
David S. Miller8e912b32008-08-27 00:12:27 -0700774static struct sunqec * __devinit get_qec(struct of_device *child)
David S. Millerecba38a2006-06-23 21:23:01 -0700775{
David S. Miller8e912b32008-08-27 00:12:27 -0700776 struct of_device *op = to_of_device(child->dev.parent);
David S. Millerecba38a2006-06-23 21:23:01 -0700777 struct sunqec *qecp;
Linus Torvalds1da177e2005-04-16 15:20:36 -0700778
David S. Miller8e912b32008-08-27 00:12:27 -0700779 qecp = dev_get_drvdata(&op->dev);
David S. Millerecba38a2006-06-23 21:23:01 -0700780 if (!qecp) {
781 qecp = kzalloc(sizeof(struct sunqec), GFP_KERNEL);
782 if (qecp) {
783 u32 ctrl;
784
David S. Miller8e912b32008-08-27 00:12:27 -0700785 qecp->op = op;
786 qecp->gregs = of_ioremap(&op->resource[0], 0,
787 GLOB_REG_SIZE,
788 "QEC Global Registers");
David S. Millerecba38a2006-06-23 21:23:01 -0700789 if (!qecp->gregs)
790 goto fail;
791
792 /* Make sure the QEC is in MACE mode. */
793 ctrl = sbus_readl(qecp->gregs + GLOB_CTRL);
794 ctrl &= 0xf0000000;
795 if (ctrl != GLOB_CTRL_MMODE) {
796 printk(KERN_ERR "qec: Not in MACE mode!\n");
797 goto fail;
798 }
799
800 if (qec_global_reset(qecp->gregs))
801 goto fail;
802
David S. Miller8e912b32008-08-27 00:12:27 -0700803 qecp->qec_bursts = qec_get_burst(op->node);
David S. Millerecba38a2006-06-23 21:23:01 -0700804
David S. Miller8e912b32008-08-27 00:12:27 -0700805 qec_init_once(qecp, op);
David S. Millerecba38a2006-06-23 21:23:01 -0700806
Joe Perchesa0607fd2009-11-18 23:29:17 -0800807 if (request_irq(op->irqs[0], qec_interrupt,
Thomas Gleixner1fb9df52006-07-01 19:29:39 -0700808 IRQF_SHARED, "qec", (void *) qecp)) {
David S. Millerecba38a2006-06-23 21:23:01 -0700809 printk(KERN_ERR "qec: Can't register irq.\n");
810 goto fail;
811 }
812
David S. Miller8e912b32008-08-27 00:12:27 -0700813 dev_set_drvdata(&op->dev, qecp);
814
David S. Millerecba38a2006-06-23 21:23:01 -0700815 qecp->next_module = root_qec_dev;
816 root_qec_dev = qecp;
Linus Torvalds1da177e2005-04-16 15:20:36 -0700817 }
David S. Millerecba38a2006-06-23 21:23:01 -0700818 }
Linus Torvalds1da177e2005-04-16 15:20:36 -0700819
David S. Millerecba38a2006-06-23 21:23:01 -0700820 return qecp;
821
822fail:
823 if (qecp->gregs)
David S. Miller8e912b32008-08-27 00:12:27 -0700824 of_iounmap(&op->resource[0], qecp->gregs, GLOB_REG_SIZE);
David S. Millerecba38a2006-06-23 21:23:01 -0700825 kfree(qecp);
826 return NULL;
827}
828
David S. Millerecd41372009-03-23 13:33:37 -0700829static const struct net_device_ops qec_ops = {
830 .ndo_open = qe_open,
831 .ndo_stop = qe_close,
832 .ndo_start_xmit = qe_start_xmit,
833 .ndo_set_multicast_list = qe_set_multicast,
834 .ndo_tx_timeout = qe_tx_timeout,
David S. Millerdac46962009-03-23 14:29:24 -0700835 .ndo_change_mtu = eth_change_mtu,
836 .ndo_set_mac_address = eth_mac_addr,
837 .ndo_validate_addr = eth_validate_addr,
David S. Millerecd41372009-03-23 13:33:37 -0700838};
839
David S. Miller8e912b32008-08-27 00:12:27 -0700840static int __devinit qec_ether_init(struct of_device *op)
David S. Millerecba38a2006-06-23 21:23:01 -0700841{
842 static unsigned version_printed;
843 struct net_device *dev;
David S. Millerecba38a2006-06-23 21:23:01 -0700844 struct sunqec *qecp;
David S. Miller8e912b32008-08-27 00:12:27 -0700845 struct sunqe *qe;
David S. Millerecba38a2006-06-23 21:23:01 -0700846 int i, res;
847
848 if (version_printed++ == 0)
849 printk(KERN_INFO "%s", version);
850
851 dev = alloc_etherdev(sizeof(struct sunqe));
852 if (!dev)
853 return -ENOMEM;
854
Marcel van Niesd0dc1122007-04-21 15:31:58 -0700855 memcpy(dev->dev_addr, idprom->id_ethaddr, 6);
856
David S. Millerecba38a2006-06-23 21:23:01 -0700857 qe = netdev_priv(dev);
858
David S. Miller8e912b32008-08-27 00:12:27 -0700859 res = -ENODEV;
860
861 i = of_getintprop_default(op->node, "channel#", -1);
862 if (i == -1)
863 goto fail;
David S. Millerecba38a2006-06-23 21:23:01 -0700864 qe->channel = i;
865 spin_lock_init(&qe->lock);
Jeff Garzik6aa20a22006-09-13 13:24:59 -0400866
David S. Miller8e912b32008-08-27 00:12:27 -0700867 qecp = get_qec(op);
David S. Millerecba38a2006-06-23 21:23:01 -0700868 if (!qecp)
869 goto fail;
Linus Torvalds1da177e2005-04-16 15:20:36 -0700870
David S. Millerecba38a2006-06-23 21:23:01 -0700871 qecp->qes[qe->channel] = qe;
872 qe->dev = dev;
873 qe->parent = qecp;
David S. Miller8e912b32008-08-27 00:12:27 -0700874 qe->op = op;
Linus Torvalds1da177e2005-04-16 15:20:36 -0700875
David S. Millerecba38a2006-06-23 21:23:01 -0700876 res = -ENOMEM;
David S. Miller8e912b32008-08-27 00:12:27 -0700877 qe->qcregs = of_ioremap(&op->resource[0], 0,
878 CREG_REG_SIZE, "QEC Channel Registers");
David S. Millerecba38a2006-06-23 21:23:01 -0700879 if (!qe->qcregs) {
880 printk(KERN_ERR "qe: Cannot map channel registers.\n");
881 goto fail;
Linus Torvalds1da177e2005-04-16 15:20:36 -0700882 }
883
David S. Miller8e912b32008-08-27 00:12:27 -0700884 qe->mregs = of_ioremap(&op->resource[1], 0,
885 MREGS_REG_SIZE, "QE MACE Registers");
David S. Millerecba38a2006-06-23 21:23:01 -0700886 if (!qe->mregs) {
887 printk(KERN_ERR "qe: Cannot map MACE registers.\n");
888 goto fail;
Linus Torvalds1da177e2005-04-16 15:20:36 -0700889 }
890
David S. Miller8e912b32008-08-27 00:12:27 -0700891 qe->qe_block = dma_alloc_coherent(&op->dev, PAGE_SIZE,
David S. Miller738f2b72008-08-27 18:09:11 -0700892 &qe->qblock_dvma, GFP_ATOMIC);
David S. Miller8e912b32008-08-27 00:12:27 -0700893 qe->buffers = dma_alloc_coherent(&op->dev, sizeof(struct sunqe_buffers),
David S. Miller738f2b72008-08-27 18:09:11 -0700894 &qe->buffers_dvma, GFP_ATOMIC);
David S. Millerecba38a2006-06-23 21:23:01 -0700895 if (qe->qe_block == NULL || qe->qblock_dvma == 0 ||
896 qe->buffers == NULL || qe->buffers_dvma == 0)
897 goto fail;
Linus Torvalds1da177e2005-04-16 15:20:36 -0700898
David S. Millerecba38a2006-06-23 21:23:01 -0700899 /* Stop this QE. */
900 qe_stop(qe);
Linus Torvalds1da177e2005-04-16 15:20:36 -0700901
David S. Miller8e912b32008-08-27 00:12:27 -0700902 SET_NETDEV_DEV(dev, &op->dev);
Linus Torvalds1da177e2005-04-16 15:20:36 -0700903
David S. Millerecba38a2006-06-23 21:23:01 -0700904 dev->watchdog_timeo = 5*HZ;
David S. Miller8e912b32008-08-27 00:12:27 -0700905 dev->irq = op->irqs[0];
David S. Millerecba38a2006-06-23 21:23:01 -0700906 dev->dma = 0;
907 dev->ethtool_ops = &qe_ethtool_ops;
David S. Millerecd41372009-03-23 13:33:37 -0700908 dev->netdev_ops = &qec_ops;
David S. Millerecba38a2006-06-23 21:23:01 -0700909
910 res = register_netdev(dev);
911 if (res)
912 goto fail;
913
David S. Miller8e912b32008-08-27 00:12:27 -0700914 dev_set_drvdata(&op->dev, qe);
David S. Millerecba38a2006-06-23 21:23:01 -0700915
916 printk(KERN_INFO "%s: qe channel[%d] ", dev->name, qe->channel);
917 for (i = 0; i < 6; i++)
918 printk ("%2.2x%c",
919 dev->dev_addr[i],
920 i == 5 ? ' ': ':');
921 printk("\n");
922
Linus Torvalds1da177e2005-04-16 15:20:36 -0700923
924 return 0;
925
David S. Millerecba38a2006-06-23 21:23:01 -0700926fail:
927 if (qe->qcregs)
David S. Miller8e912b32008-08-27 00:12:27 -0700928 of_iounmap(&op->resource[0], qe->qcregs, CREG_REG_SIZE);
David S. Millerecba38a2006-06-23 21:23:01 -0700929 if (qe->mregs)
David S. Miller8e912b32008-08-27 00:12:27 -0700930 of_iounmap(&op->resource[1], qe->mregs, MREGS_REG_SIZE);
David S. Millerecba38a2006-06-23 21:23:01 -0700931 if (qe->qe_block)
David S. Miller8e912b32008-08-27 00:12:27 -0700932 dma_free_coherent(&op->dev, PAGE_SIZE,
933 qe->qe_block, qe->qblock_dvma);
David S. Millerecba38a2006-06-23 21:23:01 -0700934 if (qe->buffers)
David S. Miller8e912b32008-08-27 00:12:27 -0700935 dma_free_coherent(&op->dev,
David S. Miller738f2b72008-08-27 18:09:11 -0700936 sizeof(struct sunqe_buffers),
937 qe->buffers,
938 qe->buffers_dvma);
Linus Torvalds1da177e2005-04-16 15:20:36 -0700939
David S. Millerecba38a2006-06-23 21:23:01 -0700940 free_netdev(dev);
941
Linus Torvalds1da177e2005-04-16 15:20:36 -0700942 return res;
943}
944
David S. Miller8e912b32008-08-27 00:12:27 -0700945static int __devinit qec_sbus_probe(struct of_device *op, const struct of_device_id *match)
Linus Torvalds1da177e2005-04-16 15:20:36 -0700946{
David S. Miller8e912b32008-08-27 00:12:27 -0700947 return qec_ether_init(op);
Linus Torvalds1da177e2005-04-16 15:20:36 -0700948}
949
David S. Miller8e912b32008-08-27 00:12:27 -0700950static int __devexit qec_sbus_remove(struct of_device *op)
Linus Torvalds1da177e2005-04-16 15:20:36 -0700951{
David S. Miller8e912b32008-08-27 00:12:27 -0700952 struct sunqe *qp = dev_get_drvdata(&op->dev);
David S. Millerecba38a2006-06-23 21:23:01 -0700953 struct net_device *net_dev = qp->dev;
Linus Torvalds1da177e2005-04-16 15:20:36 -0700954
Marcel van Niesd0dc1122007-04-21 15:31:58 -0700955 unregister_netdev(net_dev);
Linus Torvalds1da177e2005-04-16 15:20:36 -0700956
David S. Miller8e912b32008-08-27 00:12:27 -0700957 of_iounmap(&op->resource[0], qp->qcregs, CREG_REG_SIZE);
958 of_iounmap(&op->resource[1], qp->mregs, MREGS_REG_SIZE);
959 dma_free_coherent(&op->dev, PAGE_SIZE,
960 qp->qe_block, qp->qblock_dvma);
961 dma_free_coherent(&op->dev, sizeof(struct sunqe_buffers),
962 qp->buffers, qp->buffers_dvma);
Linus Torvalds1da177e2005-04-16 15:20:36 -0700963
David S. Millerecba38a2006-06-23 21:23:01 -0700964 free_netdev(net_dev);
Linus Torvalds1da177e2005-04-16 15:20:36 -0700965
David S. Miller8e912b32008-08-27 00:12:27 -0700966 dev_set_drvdata(&op->dev, NULL);
David S. Millerecba38a2006-06-23 21:23:01 -0700967
Linus Torvalds1da177e2005-04-16 15:20:36 -0700968 return 0;
969}
970
David S. Millerfd098312008-08-31 01:23:17 -0700971static const struct of_device_id qec_sbus_match[] = {
David S. Millerecba38a2006-06-23 21:23:01 -0700972 {
973 .name = "qe",
974 },
975 {},
976};
977
978MODULE_DEVICE_TABLE(of, qec_sbus_match);
979
980static struct of_platform_driver qec_sbus_driver = {
981 .name = "qec",
982 .match_table = qec_sbus_match,
983 .probe = qec_sbus_probe,
984 .remove = __devexit_p(qec_sbus_remove),
985};
986
987static int __init qec_init(void)
Linus Torvalds1da177e2005-04-16 15:20:36 -0700988{
David S. Miller8e912b32008-08-27 00:12:27 -0700989 return of_register_driver(&qec_sbus_driver, &of_bus_type);
David S. Millerecba38a2006-06-23 21:23:01 -0700990}
991
992static void __exit qec_exit(void)
993{
994 of_unregister_driver(&qec_sbus_driver);
Linus Torvalds1da177e2005-04-16 15:20:36 -0700995
996 while (root_qec_dev) {
David S. Millerecba38a2006-06-23 21:23:01 -0700997 struct sunqec *next = root_qec_dev->next_module;
David S. Miller8e912b32008-08-27 00:12:27 -0700998 struct of_device *op = root_qec_dev->op;
Linus Torvalds1da177e2005-04-16 15:20:36 -0700999
David S. Miller8e912b32008-08-27 00:12:27 -07001000 free_irq(op->irqs[0], (void *) root_qec_dev);
1001 of_iounmap(&op->resource[0], root_qec_dev->gregs,
1002 GLOB_REG_SIZE);
Linus Torvalds1da177e2005-04-16 15:20:36 -07001003 kfree(root_qec_dev);
David S. Millerecba38a2006-06-23 21:23:01 -07001004
1005 root_qec_dev = next;
Linus Torvalds1da177e2005-04-16 15:20:36 -07001006 }
1007}
1008
David S. Millerecba38a2006-06-23 21:23:01 -07001009module_init(qec_init);
1010module_exit(qec_exit);