blob: 520562a7dc2abedefd6a04c6e8b2870071136cb2 [file] [log] [blame]
Ezequiel Garciaf63834e2013-10-18 20:02:29 -03001* Core Divider Clock bindings for Marvell MVEBU SoCs
2
3The following is a list of provided IDs and clock names on Armada 370/XP:
4 0 = nand (NAND clock)
5
6Required properties:
Ezequiel Garciae69a8542014-03-13 17:24:33 -03007- compatible : must be "marvell,armada-370-corediv-clock",
8 "marvell,armada-375-corediv-clock",
9 "marvell,armada-380-corediv-clock",
10
Ezequiel Garciaf63834e2013-10-18 20:02:29 -030011- reg : must be the register address of Core Divider control register
12- #clock-cells : from common clock binding; shall be set to 1
13- clocks : must be set to the parent's phandle
14
15Example:
16
17corediv_clk: corediv-clocks@18740 {
18 compatible = "marvell,armada-370-corediv-clock";
19 reg = <0x18740 0xc>;
20 #clock-cells = <1>;
21 clocks = <&pll>;
22};