blob: f4edcb03c40c9f22bbefc708c831c922cfc9fe4f [file] [log] [blame]
Sandeep Paulraj8e2a0012010-02-01 09:51:02 -05001/*
2 * Copyright 2009 Texas Instruments.
3 *
4 * This program is free software; you can redistribute it and/or modify
5 * it under the terms of the GNU General Public License as published by
6 * the Free Software Foundation; either version 2 of the License, or
7 * (at your option) any later version.
8 *
9 * This program is distributed in the hope that it will be useful,
10 * but WITHOUT ANY WARRANTY; without even the implied warranty of
11 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
12 * GNU General Public License for more details.
13 *
14 * You should have received a copy of the GNU General Public License
15 * along with this program; if not, write to the Free Software
16 * Foundation, Inc., 675 Mass Ave, Cambridge, MA 02139, USA.
17 */
18
19#ifndef __ARCH_ARM_DAVINCI_SPI_H
20#define __ARCH_ARM_DAVINCI_SPI_H
21
Matt Porter3ad7a422013-03-06 11:15:31 -050022#include <linux/platform_data/edma.h>
Michael Williamson2e3e2a52011-02-08 07:59:55 -050023
Brian Niebuhr23853972010-08-13 10:57:44 +053024#define SPI_INTERN_CS 0xFF
25
Sandeep Paulraj8e2a0012010-02-01 09:51:02 -050026enum {
27 SPI_VERSION_1, /* For DM355/DM365/DM6467 */
28 SPI_VERSION_2, /* For DA8xx */
29};
30
Brian Niebuhr035540f2010-10-06 18:32:40 +053031/**
32 * davinci_spi_platform_data - Platform data for SPI master device on DaVinci
33 *
34 * @version: version of the SPI IP. Different DaVinci devices have slightly
35 * varying versions of the same IP.
36 * @num_chipselect: number of chipselects supported by this SPI master
37 * @intr_line: interrupt line used to connect the SPI IP to the ARM interrupt
38 * controller withn the SoC. Possible values are 0 and 1.
39 * @chip_sel: list of GPIOs which can act as chip-selects for the SPI.
40 * SPI_INTERN_CS denotes internal SPI chip-select. Not necessary
41 * to populate if all chip-selects are internal.
42 * @cshold_bug: set this to true if the SPI controller on your chip requires
43 * a write to CSHOLD bit in between transfers (like in DM355).
Michael Williamson2e3e2a52011-02-08 07:59:55 -050044 * @dma_event_q: DMA event queue to use if SPI_IO_TYPE_DMA is used for any
45 * device on the bus.
Brian Niebuhr035540f2010-10-06 18:32:40 +053046 */
Sandeep Paulraj8e2a0012010-02-01 09:51:02 -050047struct davinci_spi_platform_data {
Michael Williamson2e3e2a52011-02-08 07:59:55 -050048 u8 version;
49 u8 num_chipselect;
50 u8 intr_line;
51 u8 *chip_sel;
Franklin S Cooper Jrfa466c92015-07-22 07:32:22 -050052 u8 prescaler_limit;
Michael Williamson2e3e2a52011-02-08 07:59:55 -050053 bool cshold_bug;
54 enum dma_event_q dma_event_q;
Brian Niebuhr53a31b02010-08-16 15:05:51 +053055};
56
Brian Niebuhr035540f2010-10-06 18:32:40 +053057/**
58 * davinci_spi_config - Per-chip-select configuration for SPI slave devices
59 *
60 * @wdelay: amount of delay between transmissions. Measured in number of
61 * SPI module clocks.
62 * @odd_parity: polarity of parity flag at the end of transmit data stream.
63 * 0 - odd parity, 1 - even parity.
64 * @parity_enable: enable transmission of parity at end of each transmit
65 * data stream.
66 * @io_type: type of IO transfer. Choose between polled, interrupt and DMA.
67 * @timer_disable: disable chip-select timers (setup and hold)
68 * @c2tdelay: chip-select setup time. Measured in number of SPI module clocks.
69 * @t2cdelay: chip-select hold time. Measured in number of SPI module clocks.
70 * @t2edelay: transmit data finished to SPI ENAn pin inactive time. Measured
71 * in number of SPI clocks.
72 * @c2edelay: chip-select active to SPI ENAn signal active time. Measured in
73 * number of SPI clocks.
74 */
Brian Niebuhr53a31b02010-08-16 15:05:51 +053075struct davinci_spi_config {
76 u8 wdelay;
77 u8 odd_parity;
78 u8 parity_enable;
Brian Niebuhre0d205e2010-09-02 16:52:06 +053079#define SPI_IO_TYPE_INTR 0
80#define SPI_IO_TYPE_POLL 1
Brian Niebuhr87467bd2010-10-06 17:03:10 +053081#define SPI_IO_TYPE_DMA 2
Brian Niebuhre0d205e2010-09-02 16:52:06 +053082 u8 io_type;
Brian Niebuhr53a31b02010-08-16 15:05:51 +053083 u8 timer_disable;
Sandeep Paulraj8e2a0012010-02-01 09:51:02 -050084 u8 c2tdelay;
85 u8 t2cdelay;
Brian Niebuhr7abbf232010-08-19 15:07:38 +053086 u8 t2edelay;
87 u8 c2edelay;
Sandeep Paulraj8e2a0012010-02-01 09:51:02 -050088};
89
90#endif /* __ARCH_ARM_DAVINCI_SPI_H */