blob: 4ad77a13f8652ebdf69aa2225ceea03346916212 [file] [log] [blame]
Stephen Rothwellda80d462005-11-03 15:14:36 +11001#ifndef _ASM_POWERPC_PTRACE_H
2#define _ASM_POWERPC_PTRACE_H
Linus Torvalds1da177e2005-04-16 15:20:36 -07003
4/*
5 * Copyright (C) 2001 PPC64 Team, IBM Corp
6 *
7 * This struct defines the way the registers are stored on the
8 * kernel stack during a system call or other kernel entry.
9 *
10 * this should only contain volatile regs
11 * since we can keep non-volatile in the thread_struct
12 * should set this up when only volatiles are saved
13 * by intr code.
14 *
15 * Since this is going on the stack, *CARE MUST BE TAKEN* to insure
16 * that the overall structure is a multiple of 16 bytes in length.
17 *
18 * Note that the offsets of the fields in this struct correspond with
Stephen Rothwellda80d462005-11-03 15:14:36 +110019 * the PT_* values below. This simplifies arch/powerpc/kernel/ptrace.c.
Linus Torvalds1da177e2005-04-16 15:20:36 -070020 *
21 * This program is free software; you can redistribute it and/or
22 * modify it under the terms of the GNU General Public License
23 * as published by the Free Software Foundation; either version
24 * 2 of the License, or (at your option) any later version.
25 */
26
27#ifndef __ASSEMBLY__
Anton Blancharda0987222005-09-10 16:01:08 +100028
Linus Torvalds1da177e2005-04-16 15:20:36 -070029struct pt_regs {
Anton Blancharda0987222005-09-10 16:01:08 +100030 unsigned long gpr[32];
31 unsigned long nip;
32 unsigned long msr;
Stephen Rothwellda80d462005-11-03 15:14:36 +110033 unsigned long orig_gpr3; /* Used for restarting system calls */
Anton Blancharda0987222005-09-10 16:01:08 +100034 unsigned long ctr;
35 unsigned long link;
36 unsigned long xer;
37 unsigned long ccr;
Stephen Rothwellda80d462005-11-03 15:14:36 +110038#ifdef __powerpc64__
39 unsigned long softe; /* Soft enabled/disabled */
40#else
41 unsigned long mq; /* 601 only (not used at present) */
42 /* Used on APUS to hold IPL value. */
43#endif
44 unsigned long trap; /* Reason for being here */
45 /* N.B. for critical exceptions on 4xx, the dar and dsisr
46 fields are overloaded to hold srr0 and srr1. */
47 unsigned long dar; /* Fault registers */
48 unsigned long dsisr; /* on 4xx/Book-E used for ESR */
49 unsigned long result; /* Result of a system call */
Linus Torvalds1da177e2005-04-16 15:20:36 -070050};
51
Stephen Rothwellda80d462005-11-03 15:14:36 +110052#endif /* __ASSEMBLY__ */
Linus Torvalds1da177e2005-04-16 15:20:36 -070053
Anton Blancharda0987222005-09-10 16:01:08 +100054#ifdef __KERNEL__
55
Stephen Rothwellda80d462005-11-03 15:14:36 +110056#ifdef __powerpc64__
Anton Blancharda0987222005-09-10 16:01:08 +100057
58#define STACK_FRAME_OVERHEAD 112 /* size of minimum stack frame */
59
60/* Size of dummy stack frame allocated when calling signal handler. */
61#define __SIGNAL_FRAMESIZE 128
62#define __SIGNAL_FRAMESIZE32 64
63
Stephen Rothwellda80d462005-11-03 15:14:36 +110064#else /* __powerpc64__ */
65
66#define STACK_FRAME_OVERHEAD 16 /* size of minimum stack frame */
67
68/* Size of stack frame allocated when calling signal handler. */
69#define __SIGNAL_FRAMESIZE 64
70
71#endif /* __powerpc64__ */
72
73#ifndef __ASSEMBLY__
74
75#define instruction_pointer(regs) ((regs)->nip)
Ananth N Mavinakayanahallib3f827c2006-10-02 02:17:31 -070076#define regs_return_value(regs) ((regs)->gpr[3])
77
Stephen Rothwellda80d462005-11-03 15:14:36 +110078#ifdef CONFIG_SMP
79extern unsigned long profile_pc(struct pt_regs *regs);
80#else
81#define profile_pc(regs) instruction_pointer(regs)
82#endif
83
84#ifdef __powerpc64__
85#define user_mode(regs) ((((regs)->msr) >> MSR_PR_LG) & 0x1)
86#else
87#define user_mode(regs) (((regs)->msr & MSR_PR) != 0)
88#endif
89
90#define force_successful_syscall_return() \
91 do { \
David Woodhouse401d1f02005-11-15 18:52:18 +000092 set_thread_flag(TIF_NOERROR); \
Stephen Rothwellda80d462005-11-03 15:14:36 +110093 } while(0)
94
95/*
96 * We use the least-significant bit of the trap field to indicate
97 * whether we have saved the full set of registers, or only a
98 * partial set. A 1 there means the partial set.
99 * On 4xx we use the next bit to indicate whether the exception
100 * is a critical exception (1 means it is).
101 */
102#define FULL_REGS(regs) (((regs)->trap & 1) == 0)
103#ifndef __powerpc64__
104#define IS_CRITICAL_EXC(regs) (((regs)->trap & 2) == 0)
105#endif /* ! __powerpc64__ */
106#define TRAP(regs) ((regs)->trap & ~0xF)
107#ifdef __powerpc64__
108#define CHECK_FULL_REGS(regs) BUG_ON(regs->trap & 1)
109#else
110#define CHECK_FULL_REGS(regs) \
111do { \
112 if ((regs)->trap & 1) \
113 printk(KERN_CRIT "%s: partial register set\n", __FUNCTION__); \
114} while (0)
115#endif /* __powerpc64__ */
116
117#endif /* __ASSEMBLY__ */
118
119#endif /* __KERNEL__ */
120
Linus Torvalds1da177e2005-04-16 15:20:36 -0700121/*
122 * Offsets used by 'ptrace' system call interface.
Stephen Rothwellda80d462005-11-03 15:14:36 +1100123 * These can't be changed without breaking binary compatibility
124 * with MkLinux, etc.
Linus Torvalds1da177e2005-04-16 15:20:36 -0700125 */
126#define PT_R0 0
127#define PT_R1 1
128#define PT_R2 2
129#define PT_R3 3
130#define PT_R4 4
131#define PT_R5 5
132#define PT_R6 6
133#define PT_R7 7
134#define PT_R8 8
135#define PT_R9 9
136#define PT_R10 10
137#define PT_R11 11
138#define PT_R12 12
139#define PT_R13 13
140#define PT_R14 14
141#define PT_R15 15
142#define PT_R16 16
143#define PT_R17 17
144#define PT_R18 18
145#define PT_R19 19
146#define PT_R20 20
147#define PT_R21 21
148#define PT_R22 22
149#define PT_R23 23
150#define PT_R24 24
151#define PT_R25 25
152#define PT_R26 26
153#define PT_R27 27
154#define PT_R28 28
155#define PT_R29 29
156#define PT_R30 30
157#define PT_R31 31
158
159#define PT_NIP 32
160#define PT_MSR 33
161#ifdef __KERNEL__
162#define PT_ORIG_R3 34
163#endif
164#define PT_CTR 35
165#define PT_LNK 36
166#define PT_XER 37
167#define PT_CCR 38
Stephen Rothwellda80d462005-11-03 15:14:36 +1100168#ifndef __powerpc64__
169#define PT_MQ 39
170#else
Linus Torvalds1da177e2005-04-16 15:20:36 -0700171#define PT_SOFTE 39
Anton Blancharda0987222005-09-10 16:01:08 +1000172#define PT_TRAP 40
173#define PT_DAR 41
174#define PT_DSISR 42
Linus Torvalds1da177e2005-04-16 15:20:36 -0700175#define PT_RESULT 43
Stephen Rothwellda80d462005-11-03 15:14:36 +1100176#endif
Linus Torvalds1da177e2005-04-16 15:20:36 -0700177
Stephen Rothwellda80d462005-11-03 15:14:36 +1100178#define PT_FPR0 48 /* each FP reg occupies 2 slots in this space */
Linus Torvalds1da177e2005-04-16 15:20:36 -0700179
Stephen Rothwellda80d462005-11-03 15:14:36 +1100180#ifndef __powerpc64__
181
182#define PT_FPR31 (PT_FPR0 + 2*31)
183#define PT_FPSCR (PT_FPR0 + 2*32 + 1)
184
185#else /* __powerpc64__ */
186
Anton Blancharda0987222005-09-10 16:01:08 +1000187#define PT_FPSCR (PT_FPR0 + 32) /* each FP reg occupies 1 slot in 64-bit space */
Linus Torvalds1da177e2005-04-16 15:20:36 -0700188
189#ifdef __KERNEL__
Anton Blancharda0987222005-09-10 16:01:08 +1000190#define PT_FPSCR32 (PT_FPR0 + 2*32 + 1) /* each FP reg occupies 2 32-bit userspace slots */
Linus Torvalds1da177e2005-04-16 15:20:36 -0700191#endif
192
193#define PT_VR0 82 /* each Vector reg occupies 2 slots in 64-bit */
194#define PT_VSCR (PT_VR0 + 32*2 + 1)
195#define PT_VRSAVE (PT_VR0 + 33*2)
196
197#ifdef __KERNEL__
198#define PT_VR0_32 164 /* each Vector reg occupies 4 slots in 32-bit */
199#define PT_VSCR_32 (PT_VR0 + 32*4 + 3)
200#define PT_VRSAVE_32 (PT_VR0 + 33*4)
201#endif
202
Stephen Rothwellda80d462005-11-03 15:14:36 +1100203#endif /* __powerpc64__ */
204
Linus Torvalds1da177e2005-04-16 15:20:36 -0700205/*
Stephen Rothwellda80d462005-11-03 15:14:36 +1100206 * Get/set all the altivec registers vr0..vr31, vscr, vrsave, in one go.
207 * The transfer totals 34 quadword. Quadwords 0-31 contain the
208 * corresponding vector registers. Quadword 32 contains the vscr as the
209 * last word (offset 12) within that quadword. Quadword 33 contains the
Linus Torvalds1da177e2005-04-16 15:20:36 -0700210 * vrsave as the first word (offset 0) within the quadword.
211 *
Stephen Rothwellda80d462005-11-03 15:14:36 +1100212 * This definition of the VMX state is compatible with the current PPC32
213 * ptrace interface. This allows signal handling and ptrace to use the same
214 * structures. This also simplifies the implementation of a bi-arch
Linus Torvalds1da177e2005-04-16 15:20:36 -0700215 * (combined (32- and 64-bit) gdb.
216 */
217#define PTRACE_GETVRREGS 18
218#define PTRACE_SETVRREGS 19
219
Stephen Rothwellda80d462005-11-03 15:14:36 +1100220/* Get/set all the upper 32-bits of the SPE registers, accumulator, and
221 * spefscr, in one go */
222#define PTRACE_GETEVRREGS 20
223#define PTRACE_SETEVRREGS 21
Linus Torvalds1da177e2005-04-16 15:20:36 -0700224
Anton Blancharda94d3082005-09-10 16:01:10 +1000225/*
226 * Get or set a debug register. The first 16 are DABR registers and the
227 * second 16 are IABR registers.
228 */
229#define PTRACE_GET_DEBUGREG 25
230#define PTRACE_SET_DEBUGREG 26
231
Anton Blancharda0987222005-09-10 16:01:08 +1000232/* Additional PTRACE requests implemented on PowerPC. */
233#define PPC_PTRACE_GETREGS 0x99 /* Get GPRs 0 - 31 */
234#define PPC_PTRACE_SETREGS 0x98 /* Set GPRs 0 - 31 */
235#define PPC_PTRACE_GETFPREGS 0x97 /* Get FPRs 0 - 31 */
236#define PPC_PTRACE_SETFPREGS 0x96 /* Set FPRs 0 - 31 */
237
238/* Calls to trace a 64bit program from a 32bit program */
239#define PPC_PTRACE_PEEKTEXT_3264 0x95
240#define PPC_PTRACE_PEEKDATA_3264 0x94
241#define PPC_PTRACE_POKETEXT_3264 0x93
242#define PPC_PTRACE_POKEDATA_3264 0x92
243#define PPC_PTRACE_PEEKUSR_3264 0x91
244#define PPC_PTRACE_POKEUSR_3264 0x90
Linus Torvalds1da177e2005-04-16 15:20:36 -0700245
Stephen Rothwellda80d462005-11-03 15:14:36 +1100246#endif /* _ASM_POWERPC_PTRACE_H */