blob: e27c2942953c0c869114b340622f46feefb9fe58 [file] [log] [blame]
Linus Torvalds1da177e2005-04-16 15:20:36 -07001#ifndef __PPC64_ELF_H
2#define __PPC64_ELF_H
3
4#include <asm/types.h>
5#include <asm/ptrace.h>
6#include <asm/cputable.h>
H. J. Lu36d57ac2005-09-06 15:16:49 -07007#include <asm/auxvec.h>
Olof Johansson637a6ff2005-09-20 13:47:41 +10008#include <asm/page.h>
Linus Torvalds1da177e2005-04-16 15:20:36 -07009
10/* PowerPC relocations defined by the ABIs */
11#define R_PPC_NONE 0
12#define R_PPC_ADDR32 1 /* 32bit absolute address */
13#define R_PPC_ADDR24 2 /* 26bit address, 2 bits ignored. */
14#define R_PPC_ADDR16 3 /* 16bit absolute address */
15#define R_PPC_ADDR16_LO 4 /* lower 16bit of absolute address */
16#define R_PPC_ADDR16_HI 5 /* high 16bit of absolute address */
17#define R_PPC_ADDR16_HA 6 /* adjusted high 16bit */
18#define R_PPC_ADDR14 7 /* 16bit address, 2 bits ignored */
19#define R_PPC_ADDR14_BRTAKEN 8
20#define R_PPC_ADDR14_BRNTAKEN 9
21#define R_PPC_REL24 10 /* PC relative 26 bit */
22#define R_PPC_REL14 11 /* PC relative 16 bit */
23#define R_PPC_REL14_BRTAKEN 12
24#define R_PPC_REL14_BRNTAKEN 13
25#define R_PPC_GOT16 14
26#define R_PPC_GOT16_LO 15
27#define R_PPC_GOT16_HI 16
28#define R_PPC_GOT16_HA 17
29#define R_PPC_PLTREL24 18
30#define R_PPC_COPY 19
31#define R_PPC_GLOB_DAT 20
32#define R_PPC_JMP_SLOT 21
33#define R_PPC_RELATIVE 22
34#define R_PPC_LOCAL24PC 23
35#define R_PPC_UADDR32 24
36#define R_PPC_UADDR16 25
37#define R_PPC_REL32 26
38#define R_PPC_PLT32 27
39#define R_PPC_PLTREL32 28
40#define R_PPC_PLT16_LO 29
41#define R_PPC_PLT16_HI 30
42#define R_PPC_PLT16_HA 31
43#define R_PPC_SDAREL16 32
44#define R_PPC_SECTOFF 33
45#define R_PPC_SECTOFF_LO 34
46#define R_PPC_SECTOFF_HI 35
47#define R_PPC_SECTOFF_HA 36
48
49/* PowerPC relocations defined for the TLS access ABI. */
50#define R_PPC_TLS 67 /* none (sym+add)@tls */
51#define R_PPC_DTPMOD32 68 /* word32 (sym+add)@dtpmod */
52#define R_PPC_TPREL16 69 /* half16* (sym+add)@tprel */
53#define R_PPC_TPREL16_LO 70 /* half16 (sym+add)@tprel@l */
54#define R_PPC_TPREL16_HI 71 /* half16 (sym+add)@tprel@h */
55#define R_PPC_TPREL16_HA 72 /* half16 (sym+add)@tprel@ha */
56#define R_PPC_TPREL32 73 /* word32 (sym+add)@tprel */
57#define R_PPC_DTPREL16 74 /* half16* (sym+add)@dtprel */
58#define R_PPC_DTPREL16_LO 75 /* half16 (sym+add)@dtprel@l */
59#define R_PPC_DTPREL16_HI 76 /* half16 (sym+add)@dtprel@h */
60#define R_PPC_DTPREL16_HA 77 /* half16 (sym+add)@dtprel@ha */
61#define R_PPC_DTPREL32 78 /* word32 (sym+add)@dtprel */
62#define R_PPC_GOT_TLSGD16 79 /* half16* (sym+add)@got@tlsgd */
63#define R_PPC_GOT_TLSGD16_LO 80 /* half16 (sym+add)@got@tlsgd@l */
64#define R_PPC_GOT_TLSGD16_HI 81 /* half16 (sym+add)@got@tlsgd@h */
65#define R_PPC_GOT_TLSGD16_HA 82 /* half16 (sym+add)@got@tlsgd@ha */
66#define R_PPC_GOT_TLSLD16 83 /* half16* (sym+add)@got@tlsld */
67#define R_PPC_GOT_TLSLD16_LO 84 /* half16 (sym+add)@got@tlsld@l */
68#define R_PPC_GOT_TLSLD16_HI 85 /* half16 (sym+add)@got@tlsld@h */
69#define R_PPC_GOT_TLSLD16_HA 86 /* half16 (sym+add)@got@tlsld@ha */
70#define R_PPC_GOT_TPREL16 87 /* half16* (sym+add)@got@tprel */
71#define R_PPC_GOT_TPREL16_LO 88 /* half16 (sym+add)@got@tprel@l */
72#define R_PPC_GOT_TPREL16_HI 89 /* half16 (sym+add)@got@tprel@h */
73#define R_PPC_GOT_TPREL16_HA 90 /* half16 (sym+add)@got@tprel@ha */
74#define R_PPC_GOT_DTPREL16 91 /* half16* (sym+add)@got@dtprel */
75#define R_PPC_GOT_DTPREL16_LO 92 /* half16* (sym+add)@got@dtprel@l */
76#define R_PPC_GOT_DTPREL16_HI 93 /* half16* (sym+add)@got@dtprel@h */
77#define R_PPC_GOT_DTPREL16_HA 94 /* half16* (sym+add)@got@dtprel@ha */
78
79/* Keep this the last entry. */
80#define R_PPC_NUM 95
81
82/*
83 * ELF register definitions..
84 *
85 * This program is free software; you can redistribute it and/or
86 * modify it under the terms of the GNU General Public License
87 * as published by the Free Software Foundation; either version
88 * 2 of the License, or (at your option) any later version.
89 */
90#include <asm/ptrace.h>
91
92#define ELF_NGREG 48 /* includes nip, msr, lr, etc. */
93#define ELF_NFPREG 33 /* includes fpscr */
94#define ELF_NVRREG32 33 /* includes vscr & vrsave stuffed together */
95#define ELF_NVRREG 34 /* includes vscr & vrsave in split vectors */
96
97typedef unsigned long elf_greg_t64;
98typedef elf_greg_t64 elf_gregset_t64[ELF_NGREG];
99
100typedef unsigned int elf_greg_t32;
101typedef elf_greg_t32 elf_gregset_t32[ELF_NGREG];
102
103/*
104 * These are used to set parameters in the core dumps.
105 */
106#ifndef ELF_ARCH
107# define ELF_ARCH EM_PPC64
108# define ELF_CLASS ELFCLASS64
109# define ELF_DATA ELFDATA2MSB
110 typedef elf_greg_t64 elf_greg_t;
111 typedef elf_gregset_t64 elf_gregset_t;
112# define elf_addr_t unsigned long
113#else
114 /* Assumption: ELF_ARCH == EM_PPC and ELF_CLASS == ELFCLASS32 */
115 typedef elf_greg_t32 elf_greg_t;
116 typedef elf_gregset_t32 elf_gregset_t;
117# define elf_addr_t u32
118#endif
119
120typedef double elf_fpreg_t;
121typedef elf_fpreg_t elf_fpregset_t[ELF_NFPREG];
122
123/* Altivec registers */
124/*
125 * The entries with indexes 0-31 contain the corresponding vector registers.
126 * The entry with index 32 contains the vscr as the last word (offset 12)
127 * within the quadword. This allows the vscr to be stored as either a
128 * quadword (since it must be copied via a vector register to/from storage)
129 * or as a word. The entry with index 33 contains the vrsave as the first
130 * word (offset 0) within the quadword.
131 *
132 * This definition of the VMX state is compatible with the current PPC32
133 * ptrace interface. This allows signal handling and ptrace to use the same
134 * structures. This also simplifies the implementation of a bi-arch
135 * (combined (32- and 64-bit) gdb.
136 *
137 * Note that it's _not_ compatible with 32 bits ucontext which stuffs the
138 * vrsave along with vscr and so only uses 33 vectors for the register set
139 */
140typedef __vector128 elf_vrreg_t;
141typedef elf_vrreg_t elf_vrregset_t[ELF_NVRREG];
142typedef elf_vrreg_t elf_vrregset_t32[ELF_NVRREG32];
143
144/*
145 * This is used to ensure we don't load something for the wrong architecture.
146 */
147#define elf_check_arch(x) ((x)->e_machine == ELF_ARCH)
148
149#define USE_ELF_CORE_DUMP
Olof Johansson637a6ff2005-09-20 13:47:41 +1000150#define ELF_EXEC_PAGESIZE PAGE_SIZE
Linus Torvalds1da177e2005-04-16 15:20:36 -0700151
152/* This is the location that an ET_DYN program is loaded if exec'ed. Typical
153 use of this is to invoke "./ld.so someprog" to test out a new version of
154 the loader. We need to make sure that it is out of the way of the program
155 that it will "exec", and that there is sufficient room for the brk. */
156
157#define ELF_ET_DYN_BASE (0x08000000)
158
159#ifdef __KERNEL__
160
161/* Common routine for both 32-bit and 64-bit processes */
162static inline void ppc64_elf_core_copy_regs(elf_gregset_t elf_regs,
163 struct pt_regs *regs)
164{
165 int i;
166 int gprs = sizeof(struct pt_regs)/sizeof(elf_greg_t64);
167
168 if (gprs > ELF_NGREG)
169 gprs = ELF_NGREG;
170
171 for (i=0; i < gprs; i++)
172 elf_regs[i] = (elf_greg_t)((elf_greg_t64 *)regs)[i];
173}
174#define ELF_CORE_COPY_REGS(gregs, regs) ppc64_elf_core_copy_regs(gregs, regs);
175
176static inline int dump_task_regs(struct task_struct *tsk,
177 elf_gregset_t *elf_regs)
178{
179 struct pt_regs *regs = tsk->thread.regs;
180 if (regs)
181 ppc64_elf_core_copy_regs(*elf_regs, regs);
182
183 return 1;
184}
185#define ELF_CORE_COPY_TASK_REGS(tsk, elf_regs) dump_task_regs(tsk, elf_regs)
186
187extern int dump_task_fpu(struct task_struct *, elf_fpregset_t *);
188#define ELF_CORE_COPY_FPREGS(tsk, elf_fpregs) dump_task_fpu(tsk, elf_fpregs)
189
190/* XXX Should we define the XFPREGS using altivec ??? */
191
192#endif
193
194/* This yields a mask that user programs can use to figure out what
195 instruction set this cpu supports. This could be done in userspace,
196 but it's not easy, and we've already done it here. */
197
198#define ELF_HWCAP (cur_cpu_spec->cpu_user_features)
199
200/* This yields a string that ld.so will use to load implementation
201 specific libraries for optimization. This is more specific in
202 intent than poking at uname or /proc/cpuinfo.
203
204 For the moment, we have only optimizations for the Intel generations,
205 but that could change... */
206
207#define ELF_PLATFORM (NULL)
208
209#define ELF_PLAT_INIT(_r, load_addr) do { \
210 memset(_r->gpr, 0, sizeof(_r->gpr)); \
211 _r->ctr = _r->link = _r->xer = _r->ccr = 0; \
212 _r->gpr[2] = load_addr; \
213} while (0)
214
215#ifdef __KERNEL__
216#define SET_PERSONALITY(ex, ibcs2) \
217do { \
218 unsigned long new_flags = 0; \
219 if ((ex).e_ident[EI_CLASS] == ELFCLASS32) \
220 new_flags = _TIF_32BIT; \
221 if ((current_thread_info()->flags & _TIF_32BIT) \
222 != new_flags) \
223 set_thread_flag(TIF_ABI_PENDING); \
224 else \
225 clear_thread_flag(TIF_ABI_PENDING); \
Paul Mackerrasce10d972005-06-08 21:59:15 +1000226 if (personality(current->personality) != PER_LINUX32) \
Linus Torvalds1da177e2005-04-16 15:20:36 -0700227 set_personality(PER_LINUX); \
228} while (0)
229
230/*
231 * An executable for which elf_read_implies_exec() returns TRUE will
Anton Blancharda2f95a52005-05-01 08:58:45 -0700232 * have the READ_IMPLIES_EXEC personality flag set automatically. This
233 * is only required to work around bugs in old 32bit toolchains. Since
234 * the 64bit ABI has never had these issues dont enable the workaround
235 * even if we have an executable stack.
Linus Torvalds1da177e2005-04-16 15:20:36 -0700236 */
Anton Blancharda2f95a52005-05-01 08:58:45 -0700237#define elf_read_implies_exec(ex, exec_stk) (test_thread_flag(TIF_32BIT) ? \
238 (exec_stk != EXSTACK_DISABLE_X) : 0)
Linus Torvalds1da177e2005-04-16 15:20:36 -0700239
240#endif
241
Linus Torvalds1da177e2005-04-16 15:20:36 -0700242extern int dcache_bsize;
243extern int icache_bsize;
244extern int ucache_bsize;
245
246/* We do have an arch_setup_additional_pages for vDSO matters */
247#define ARCH_HAS_SETUP_ADDITIONAL_PAGES
248struct linux_binprm;
249extern int arch_setup_additional_pages(struct linux_binprm *bprm, int executable_stack);
250
251/*
252 * The requirements here are:
253 * - keep the final alignment of sp (sp & 0xf)
254 * - make sure the 32-bit value at the first 16 byte aligned position of
255 * AUXV is greater than 16 for glibc compatibility.
256 * AT_IGNOREPPC is used for that.
257 * - for compatibility with glibc ARCH_DLINFO must always be defined on PPC,
258 * even if DLINFO_ARCH_ITEMS goes to zero or is undefined.
259 */
260#define ARCH_DLINFO \
261do { \
262 /* Handle glibc compatibility. */ \
263 NEW_AUX_ENT(AT_IGNOREPPC, AT_IGNOREPPC); \
264 NEW_AUX_ENT(AT_IGNOREPPC, AT_IGNOREPPC); \
265 /* Cache size items */ \
266 NEW_AUX_ENT(AT_DCACHEBSIZE, dcache_bsize); \
267 NEW_AUX_ENT(AT_ICACHEBSIZE, icache_bsize); \
268 NEW_AUX_ENT(AT_UCACHEBSIZE, ucache_bsize); \
269 /* vDSO base */ \
270 NEW_AUX_ENT(AT_SYSINFO_EHDR, current->thread.vdso_base); \
271 } while (0)
272
273/* PowerPC64 relocations defined by the ABIs */
274#define R_PPC64_NONE R_PPC_NONE
275#define R_PPC64_ADDR32 R_PPC_ADDR32 /* 32bit absolute address. */
276#define R_PPC64_ADDR24 R_PPC_ADDR24 /* 26bit address, word aligned. */
277#define R_PPC64_ADDR16 R_PPC_ADDR16 /* 16bit absolute address. */
278#define R_PPC64_ADDR16_LO R_PPC_ADDR16_LO /* lower 16bits of abs. address. */
279#define R_PPC64_ADDR16_HI R_PPC_ADDR16_HI /* high 16bits of abs. address. */
280#define R_PPC64_ADDR16_HA R_PPC_ADDR16_HA /* adjusted high 16bits. */
281#define R_PPC64_ADDR14 R_PPC_ADDR14 /* 16bit address, word aligned. */
282#define R_PPC64_ADDR14_BRTAKEN R_PPC_ADDR14_BRTAKEN
283#define R_PPC64_ADDR14_BRNTAKEN R_PPC_ADDR14_BRNTAKEN
284#define R_PPC64_REL24 R_PPC_REL24 /* PC relative 26 bit, word aligned. */
285#define R_PPC64_REL14 R_PPC_REL14 /* PC relative 16 bit. */
286#define R_PPC64_REL14_BRTAKEN R_PPC_REL14_BRTAKEN
287#define R_PPC64_REL14_BRNTAKEN R_PPC_REL14_BRNTAKEN
288#define R_PPC64_GOT16 R_PPC_GOT16
289#define R_PPC64_GOT16_LO R_PPC_GOT16_LO
290#define R_PPC64_GOT16_HI R_PPC_GOT16_HI
291#define R_PPC64_GOT16_HA R_PPC_GOT16_HA
292
293#define R_PPC64_COPY R_PPC_COPY
294#define R_PPC64_GLOB_DAT R_PPC_GLOB_DAT
295#define R_PPC64_JMP_SLOT R_PPC_JMP_SLOT
296#define R_PPC64_RELATIVE R_PPC_RELATIVE
297
298#define R_PPC64_UADDR32 R_PPC_UADDR32
299#define R_PPC64_UADDR16 R_PPC_UADDR16
300#define R_PPC64_REL32 R_PPC_REL32
301#define R_PPC64_PLT32 R_PPC_PLT32
302#define R_PPC64_PLTREL32 R_PPC_PLTREL32
303#define R_PPC64_PLT16_LO R_PPC_PLT16_LO
304#define R_PPC64_PLT16_HI R_PPC_PLT16_HI
305#define R_PPC64_PLT16_HA R_PPC_PLT16_HA
306
307#define R_PPC64_SECTOFF R_PPC_SECTOFF
308#define R_PPC64_SECTOFF_LO R_PPC_SECTOFF_LO
309#define R_PPC64_SECTOFF_HI R_PPC_SECTOFF_HI
310#define R_PPC64_SECTOFF_HA R_PPC_SECTOFF_HA
311#define R_PPC64_ADDR30 37 /* word30 (S + A - P) >> 2. */
312#define R_PPC64_ADDR64 38 /* doubleword64 S + A. */
313#define R_PPC64_ADDR16_HIGHER 39 /* half16 #higher(S + A). */
314#define R_PPC64_ADDR16_HIGHERA 40 /* half16 #highera(S + A). */
315#define R_PPC64_ADDR16_HIGHEST 41 /* half16 #highest(S + A). */
316#define R_PPC64_ADDR16_HIGHESTA 42 /* half16 #highesta(S + A). */
317#define R_PPC64_UADDR64 43 /* doubleword64 S + A. */
318#define R_PPC64_REL64 44 /* doubleword64 S + A - P. */
319#define R_PPC64_PLT64 45 /* doubleword64 L + A. */
320#define R_PPC64_PLTREL64 46 /* doubleword64 L + A - P. */
321#define R_PPC64_TOC16 47 /* half16* S + A - .TOC. */
322#define R_PPC64_TOC16_LO 48 /* half16 #lo(S + A - .TOC.). */
323#define R_PPC64_TOC16_HI 49 /* half16 #hi(S + A - .TOC.). */
324#define R_PPC64_TOC16_HA 50 /* half16 #ha(S + A - .TOC.). */
325#define R_PPC64_TOC 51 /* doubleword64 .TOC. */
326#define R_PPC64_PLTGOT16 52 /* half16* M + A. */
327#define R_PPC64_PLTGOT16_LO 53 /* half16 #lo(M + A). */
328#define R_PPC64_PLTGOT16_HI 54 /* half16 #hi(M + A). */
329#define R_PPC64_PLTGOT16_HA 55 /* half16 #ha(M + A). */
330
331#define R_PPC64_ADDR16_DS 56 /* half16ds* (S + A) >> 2. */
332#define R_PPC64_ADDR16_LO_DS 57 /* half16ds #lo(S + A) >> 2. */
333#define R_PPC64_GOT16_DS 58 /* half16ds* (G + A) >> 2. */
334#define R_PPC64_GOT16_LO_DS 59 /* half16ds #lo(G + A) >> 2. */
335#define R_PPC64_PLT16_LO_DS 60 /* half16ds #lo(L + A) >> 2. */
336#define R_PPC64_SECTOFF_DS 61 /* half16ds* (R + A) >> 2. */
337#define R_PPC64_SECTOFF_LO_DS 62 /* half16ds #lo(R + A) >> 2. */
338#define R_PPC64_TOC16_DS 63 /* half16ds* (S + A - .TOC.) >> 2. */
339#define R_PPC64_TOC16_LO_DS 64 /* half16ds #lo(S + A - .TOC.) >> 2. */
340#define R_PPC64_PLTGOT16_DS 65 /* half16ds* (M + A) >> 2. */
341#define R_PPC64_PLTGOT16_LO_DS 66 /* half16ds #lo(M + A) >> 2. */
342
343/* PowerPC64 relocations defined for the TLS access ABI. */
344#define R_PPC64_TLS 67 /* none (sym+add)@tls */
345#define R_PPC64_DTPMOD64 68 /* doubleword64 (sym+add)@dtpmod */
346#define R_PPC64_TPREL16 69 /* half16* (sym+add)@tprel */
347#define R_PPC64_TPREL16_LO 70 /* half16 (sym+add)@tprel@l */
348#define R_PPC64_TPREL16_HI 71 /* half16 (sym+add)@tprel@h */
349#define R_PPC64_TPREL16_HA 72 /* half16 (sym+add)@tprel@ha */
350#define R_PPC64_TPREL64 73 /* doubleword64 (sym+add)@tprel */
351#define R_PPC64_DTPREL16 74 /* half16* (sym+add)@dtprel */
352#define R_PPC64_DTPREL16_LO 75 /* half16 (sym+add)@dtprel@l */
353#define R_PPC64_DTPREL16_HI 76 /* half16 (sym+add)@dtprel@h */
354#define R_PPC64_DTPREL16_HA 77 /* half16 (sym+add)@dtprel@ha */
355#define R_PPC64_DTPREL64 78 /* doubleword64 (sym+add)@dtprel */
356#define R_PPC64_GOT_TLSGD16 79 /* half16* (sym+add)@got@tlsgd */
357#define R_PPC64_GOT_TLSGD16_LO 80 /* half16 (sym+add)@got@tlsgd@l */
358#define R_PPC64_GOT_TLSGD16_HI 81 /* half16 (sym+add)@got@tlsgd@h */
359#define R_PPC64_GOT_TLSGD16_HA 82 /* half16 (sym+add)@got@tlsgd@ha */
360#define R_PPC64_GOT_TLSLD16 83 /* half16* (sym+add)@got@tlsld */
361#define R_PPC64_GOT_TLSLD16_LO 84 /* half16 (sym+add)@got@tlsld@l */
362#define R_PPC64_GOT_TLSLD16_HI 85 /* half16 (sym+add)@got@tlsld@h */
363#define R_PPC64_GOT_TLSLD16_HA 86 /* half16 (sym+add)@got@tlsld@ha */
364#define R_PPC64_GOT_TPREL16_DS 87 /* half16ds* (sym+add)@got@tprel */
365#define R_PPC64_GOT_TPREL16_LO_DS 88 /* half16ds (sym+add)@got@tprel@l */
366#define R_PPC64_GOT_TPREL16_HI 89 /* half16 (sym+add)@got@tprel@h */
367#define R_PPC64_GOT_TPREL16_HA 90 /* half16 (sym+add)@got@tprel@ha */
368#define R_PPC64_GOT_DTPREL16_DS 91 /* half16ds* (sym+add)@got@dtprel */
369#define R_PPC64_GOT_DTPREL16_LO_DS 92 /* half16ds (sym+add)@got@dtprel@l */
370#define R_PPC64_GOT_DTPREL16_HI 93 /* half16 (sym+add)@got@dtprel@h */
371#define R_PPC64_GOT_DTPREL16_HA 94 /* half16 (sym+add)@got@dtprel@ha */
372#define R_PPC64_TPREL16_DS 95 /* half16ds* (sym+add)@tprel */
373#define R_PPC64_TPREL16_LO_DS 96 /* half16ds (sym+add)@tprel@l */
374#define R_PPC64_TPREL16_HIGHER 97 /* half16 (sym+add)@tprel@higher */
375#define R_PPC64_TPREL16_HIGHERA 98 /* half16 (sym+add)@tprel@highera */
376#define R_PPC64_TPREL16_HIGHEST 99 /* half16 (sym+add)@tprel@highest */
377#define R_PPC64_TPREL16_HIGHESTA 100 /* half16 (sym+add)@tprel@highesta */
378#define R_PPC64_DTPREL16_DS 101 /* half16ds* (sym+add)@dtprel */
379#define R_PPC64_DTPREL16_LO_DS 102 /* half16ds (sym+add)@dtprel@l */
380#define R_PPC64_DTPREL16_HIGHER 103 /* half16 (sym+add)@dtprel@higher */
381#define R_PPC64_DTPREL16_HIGHERA 104 /* half16 (sym+add)@dtprel@highera */
382#define R_PPC64_DTPREL16_HIGHEST 105 /* half16 (sym+add)@dtprel@highest */
383#define R_PPC64_DTPREL16_HIGHESTA 106 /* half16 (sym+add)@dtprel@highesta */
384
385/* Keep this the last entry. */
386#define R_PPC64_NUM 107
387
388#endif /* __PPC64_ELF_H */