blob: c3e449169a83ce9841fb977a9a2732e22a27c70b [file] [log] [blame]
Ulf Hansson3b01f872012-08-27 15:45:50 +02001/*
2 * Clocks for ux500 platforms
3 *
4 * Copyright (C) 2012 ST-Ericsson SA
5 * Author: Ulf Hansson <ulf.hansson@linaro.org>
6 *
7 * License terms: GNU General Public License (GPL) version 2
8 */
9
10#ifndef __UX500_CLK_H
11#define __UX500_CLK_H
12
13#include <linux/clk.h>
14
15struct clk *clk_reg_prcc_pclk(const char *name,
16 const char *parent_name,
17 unsigned int phy_base,
18 u32 cg_sel,
19 unsigned long flags);
20
21struct clk *clk_reg_prcc_kclk(const char *name,
22 const char *parent_name,
23 unsigned int phy_base,
24 u32 cg_sel,
25 unsigned long flags);
26
27struct clk *clk_reg_prcmu_scalable(const char *name,
28 const char *parent_name,
29 u8 cg_sel,
30 unsigned long rate,
31 unsigned long flags);
32
33struct clk *clk_reg_prcmu_gate(const char *name,
34 const char *parent_name,
35 u8 cg_sel,
36 unsigned long flags);
37
Ulf Hanssona816d252012-10-10 13:42:27 +020038struct clk *clk_reg_prcmu_scalable_rate(const char *name,
39 const char *parent_name,
40 u8 cg_sel,
41 unsigned long rate,
42 unsigned long flags);
43
Ulf Hansson70b1fce2012-08-31 14:21:29 +020044struct clk *clk_reg_prcmu_rate(const char *name,
45 const char *parent_name,
46 u8 cg_sel,
47 unsigned long flags);
48
Ulf Hansson3b01f872012-08-27 15:45:50 +020049struct clk *clk_reg_prcmu_opp_gate(const char *name,
50 const char *parent_name,
51 u8 cg_sel,
52 unsigned long flags);
53
Ulf Hanssonb0ea0fc2012-09-24 16:43:18 +020054struct clk *clk_reg_prcmu_opp_volt_scalable(const char *name,
55 const char *parent_name,
56 u8 cg_sel,
57 unsigned long rate,
58 unsigned long flags);
59
Ulf Hansson3b01f872012-08-27 15:45:50 +020060#endif /* __UX500_CLK_H */