blob: 0b7228268a63e1d9bfacc13aca04c664e8297b1d [file] [log] [blame]
H. Peter Anvin1965aae2008-10-22 22:26:29 -07001#ifndef _ASM_X86_IPI_H
2#define _ASM_X86_IPI_H
Linus Torvalds1da177e2005-04-16 15:20:36 -07003
Ingo Molnard53e2f22009-01-28 19:14:52 +01004#ifdef CONFIG_X86_LOCAL_APIC
5
Linus Torvalds1da177e2005-04-16 15:20:36 -07006/*
7 * Copyright 2004 James Cleverdon, IBM.
8 * Subject to the GNU Public License, v.2
9 *
10 * Generic APIC InterProcessor Interrupt code.
11 *
12 * Moved to include file by James Cleverdon from
13 * arch/x86-64/kernel/smp.c
14 *
15 * Copyrights from kernel/smp.c:
16 *
17 * (c) 1995 Alan Cox, Building #3 <alan@redhat.com>
18 * (c) 1998-99, 2000 Ingo Molnar <mingo@redhat.com>
19 * (c) 2002,2003 Andi Kleen, SuSE Labs.
20 * Subject to the GNU Public License, v.2
21 */
22
Linus Torvalds1da177e2005-04-16 15:20:36 -070023#include <asm/hw_irq.h>
Jan Beulich00f1ea62007-05-02 19:27:04 +020024#include <asm/apic.h>
Paul Jacksone3f8ba82008-05-14 08:15:04 -070025#include <asm/smp.h>
Linus Torvalds1da177e2005-04-16 15:20:36 -070026
27/*
28 * the following functions deal with sending IPIs between CPUs.
29 *
30 * We use 'broadcast', CPU->CPU IPIs and self-IPIs too.
31 */
32
Joe Perches061b3d92008-03-23 01:02:27 -070033static inline unsigned int __prepare_ICR(unsigned int shortcut, int vector,
34 unsigned int dest)
Linus Torvalds1da177e2005-04-16 15:20:36 -070035{
Jan Beulich1a426cb2005-09-12 18:49:24 +020036 unsigned int icr = shortcut | dest;
37
38 switch (vector) {
39 default:
40 icr |= APIC_DM_FIXED | vector;
41 break;
42 case NMI_VECTOR:
Jan Beulich1a426cb2005-09-12 18:49:24 +020043 icr |= APIC_DM_NMI;
44 break;
45 }
Linus Torvalds1da177e2005-04-16 15:20:36 -070046 return icr;
47}
48
Joe Perches061b3d92008-03-23 01:02:27 -070049static inline int __prepare_ICR2(unsigned int mask)
Linus Torvalds1da177e2005-04-16 15:20:36 -070050{
51 return SET_APIC_DEST_FIELD(mask);
52}
53
Suresh Siddha1b374e42008-07-10 11:16:49 -070054static inline void __xapic_wait_icr_idle(void)
55{
56 while (native_apic_mem_read(APIC_ICR) & APIC_ICR_BUSY)
57 cpu_relax();
58}
59
Ingo Molnardac5f412009-01-28 15:42:24 +010060static inline void
Ingo Molnard53e2f22009-01-28 19:14:52 +010061__default_send_IPI_shortcut(unsigned int shortcut, int vector, unsigned int dest)
Linus Torvalds1da177e2005-04-16 15:20:36 -070062{
63 /*
64 * Subtle. In the case of the 'never do double writes' workaround
65 * we have to lock out interrupts to be safe. As we don't care
66 * of the value read we use an atomic rmw access to avoid costly
67 * cli/sti. Otherwise we use an even cheaper single atomic write
68 * to the APIC.
69 */
70 unsigned int cfg;
71
72 /*
73 * Wait for idle.
74 */
Suresh Siddha1b374e42008-07-10 11:16:49 -070075 __xapic_wait_icr_idle();
Linus Torvalds1da177e2005-04-16 15:20:36 -070076
77 /*
78 * No need to touch the target chip field
79 */
80 cfg = __prepare_ICR(shortcut, vector, dest);
81
82 /*
83 * Send the IPI. The write to APIC_ICR fires this off.
84 */
Suresh Siddha1b374e42008-07-10 11:16:49 -070085 native_apic_mem_write(APIC_ICR, cfg);
Linus Torvalds1da177e2005-04-16 15:20:36 -070086}
87
Fernando Luis [** ISO-8859-1 charset **] VázquezCao9062d882007-05-02 19:27:18 +020088/*
89 * This is used to send an IPI with no shorthand notation (the destination is
90 * specified in bits 56 to 63 of the ICR).
91 */
Ingo Molnardac5f412009-01-28 15:42:24 +010092static inline void
93 __default_send_IPI_dest_field(unsigned int mask, int vector, unsigned int dest)
Fernando Luis [** ISO-8859-1 charset **] VázquezCao9062d882007-05-02 19:27:18 +020094{
95 unsigned long cfg;
96
97 /*
98 * Wait for idle.
99 */
Fernando Luis [** ISO-8859-1 charset **] VázquezCao70ae77f2007-05-02 19:27:18 +0200100 if (unlikely(vector == NMI_VECTOR))
101 safe_apic_wait_icr_idle();
102 else
Suresh Siddha1b374e42008-07-10 11:16:49 -0700103 __xapic_wait_icr_idle();
Fernando Luis [** ISO-8859-1 charset **] VázquezCao9062d882007-05-02 19:27:18 +0200104
105 /*
106 * prepare target chip field
107 */
108 cfg = __prepare_ICR2(mask);
Suresh Siddha1b374e42008-07-10 11:16:49 -0700109 native_apic_mem_write(APIC_ICR2, cfg);
Fernando Luis [** ISO-8859-1 charset **] VázquezCao9062d882007-05-02 19:27:18 +0200110
111 /*
112 * program the ICR
113 */
114 cfg = __prepare_ICR(0, vector, dest);
115
116 /*
117 * Send the IPI. The write to APIC_ICR fires this off.
118 */
Suresh Siddha1b374e42008-07-10 11:16:49 -0700119 native_apic_mem_write(APIC_ICR, cfg);
Fernando Luis [** ISO-8859-1 charset **] VázquezCao9062d882007-05-02 19:27:18 +0200120}
Linus Torvalds1da177e2005-04-16 15:20:36 -0700121
Yinghai Luc5e95482009-01-30 17:29:27 -0800122extern void default_send_IPI_mask_sequence_phys(const struct cpumask *mask,
123 int vector);
124extern void default_send_IPI_mask_allbutself_phys(const struct cpumask *mask,
125 int vector);
Yinghai Luc5e95482009-01-30 17:29:27 -0800126extern void default_send_IPI_mask_sequence_logical(const struct cpumask *mask,
127 int vector);
128extern void default_send_IPI_mask_allbutself_logical(const struct cpumask *mask,
129 int vector);
Ingo Molnard53e2f22009-01-28 19:14:52 +0100130
131/* Avoid include hell */
132#define NMI_VECTOR 0x02
133
Ingo Molnard53e2f22009-01-28 19:14:52 +0100134extern int no_broadcast;
135
Ingo Molnard53e2f22009-01-28 19:14:52 +0100136static inline void __default_local_send_IPI_allbutself(int vector)
137{
138 if (no_broadcast || vector == NMI_VECTOR)
139 apic->send_IPI_mask_allbutself(cpu_online_mask, vector);
140 else
141 __default_send_IPI_shortcut(APIC_DEST_ALLBUT, vector, apic->dest_logical);
142}
143
144static inline void __default_local_send_IPI_all(int vector)
145{
146 if (no_broadcast || vector == NMI_VECTOR)
147 apic->send_IPI_mask(cpu_online_mask, vector);
148 else
149 __default_send_IPI_shortcut(APIC_DEST_ALLINC, vector, apic->dest_logical);
150}
151
152#ifdef CONFIG_X86_32
Yinghai Luc5e95482009-01-30 17:29:27 -0800153extern void default_send_IPI_mask_logical(const struct cpumask *mask,
154 int vector);
155extern void default_send_IPI_allbutself(int vector);
156extern void default_send_IPI_all(int vector);
157extern void default_send_IPI_self(int vector);
Ingo Molnard53e2f22009-01-28 19:14:52 +0100158#endif
159
160#endif
161
H. Peter Anvin1965aae2008-10-22 22:26:29 -0700162#endif /* _ASM_X86_IPI_H */