blob: d2443cfa06986342cfa2af48816c692f4e33b46d [file] [log] [blame]
Doug Thompsoncfe40fd2009-05-04 19:25:34 +02001/*
2 * AMD64 class Memory Controller kernel module
3 *
4 * Copyright (c) 2009 SoftwareBitMaker.
5 * Copyright (c) 2009 Advanced Micro Devices, Inc.
6 *
7 * This file may be distributed under the terms of the
8 * GNU General Public License.
9 *
10 * Originally Written by Thayne Harbaugh
11 *
12 * Changes by Douglas "norsk" Thompson <dougthompson@xmission.com>:
13 * - K8 CPU Revision D and greater support
14 *
15 * Changes by Dave Peterson <dsp@llnl.gov> <dave_peterson@pobox.com>:
16 * - Module largely rewritten, with new (and hopefully correct)
17 * code for dealing with node and chip select interleaving,
18 * various code cleanup, and bug fixes
19 * - Added support for memory hoisting using DRAM hole address
20 * register
21 *
22 * Changes by Douglas "norsk" Thompson <dougthompson@xmission.com>:
23 * -K8 Rev (1207) revision support added, required Revision
24 * specific mini-driver code to support Rev F as well as
25 * prior revisions
26 *
27 * Changes by Douglas "norsk" Thompson <dougthompson@xmission.com>:
28 * -Family 10h revision support added. New PCI Device IDs,
29 * indicating new changes. Actual registers modified
30 * were slight, less than the Rev E to Rev F transition
31 * but changing the PCI Device ID was the proper thing to
32 * do, as it provides for almost automactic family
33 * detection. The mods to Rev F required more family
34 * information detection.
35 *
Borislav Petkov43aff262012-10-29 18:40:09 +010036 * Changes/Fixes by Borislav Petkov <bp@alien8.de>:
Doug Thompsoncfe40fd2009-05-04 19:25:34 +020037 * - misc fixes and code cleanups
38 *
39 * This module is based on the following documents
40 * (available from http://www.amd.com/):
41 *
42 * Title: BIOS and Kernel Developer's Guide for AMD Athlon 64 and AMD
43 * Opteron Processors
44 * AMD publication #: 26094
45 *` Revision: 3.26
46 *
47 * Title: BIOS and Kernel Developer's Guide for AMD NPT Family 0Fh
48 * Processors
49 * AMD publication #: 32559
50 * Revision: 3.00
51 * Issue Date: May 2006
52 *
53 * Title: BIOS and Kernel Developer's Guide (BKDG) For AMD Family 10h
54 * Processors
55 * AMD publication #: 31116
56 * Revision: 3.00
57 * Issue Date: September 07, 2007
58 *
59 * Sections in the first 2 documents are no longer in sync with each other.
60 * The Family 10h BKDG was totally re-written from scratch with a new
61 * presentation model.
62 * Therefore, comments that refer to a Document section might be off.
63 */
64
65#include <linux/module.h>
66#include <linux/ctype.h>
67#include <linux/init.h>
68#include <linux/pci.h>
69#include <linux/pci_ids.h>
70#include <linux/slab.h>
71#include <linux/mmzone.h>
72#include <linux/edac.h>
Doug Thompsonf9431992009-04-27 19:46:08 +020073#include <asm/msr.h>
Doug Thompsoncfe40fd2009-05-04 19:25:34 +020074#include "edac_core.h"
Borislav Petkov47ca08a2010-09-27 15:30:39 +020075#include "mce_amd.h"
Doug Thompsoncfe40fd2009-05-04 19:25:34 +020076
Borislav Petkov24f9a7f2010-10-07 18:29:15 +020077#define amd64_debug(fmt, arg...) \
78 edac_printk(KERN_DEBUG, "amd64", fmt, ##arg)
Doug Thompsoncfe40fd2009-05-04 19:25:34 +020079
Borislav Petkov24f9a7f2010-10-07 18:29:15 +020080#define amd64_info(fmt, arg...) \
81 edac_printk(KERN_INFO, "amd64", fmt, ##arg)
82
83#define amd64_notice(fmt, arg...) \
84 edac_printk(KERN_NOTICE, "amd64", fmt, ##arg)
85
86#define amd64_warn(fmt, arg...) \
87 edac_printk(KERN_WARNING, "amd64", fmt, ##arg)
88
89#define amd64_err(fmt, arg...) \
90 edac_printk(KERN_ERR, "amd64", fmt, ##arg)
91
92#define amd64_mc_warn(mci, fmt, arg...) \
93 edac_mc_chipset_printk(mci, KERN_WARNING, "amd64", fmt, ##arg)
94
95#define amd64_mc_err(mci, fmt, arg...) \
96 edac_mc_chipset_printk(mci, KERN_ERR, "amd64", fmt, ##arg)
Doug Thompsoncfe40fd2009-05-04 19:25:34 +020097
98/*
99 * Throughout the comments in this code, the following terms are used:
100 *
101 * SysAddr, DramAddr, and InputAddr
102 *
103 * These terms come directly from the amd64 documentation
104 * (AMD publication #26094). They are defined as follows:
105 *
106 * SysAddr:
107 * This is a physical address generated by a CPU core or a device
108 * doing DMA. If generated by a CPU core, a SysAddr is the result of
109 * a virtual to physical address translation by the CPU core's address
110 * translation mechanism (MMU).
111 *
112 * DramAddr:
113 * A DramAddr is derived from a SysAddr by subtracting an offset that
114 * depends on which node the SysAddr maps to and whether the SysAddr
115 * is within a range affected by memory hoisting. The DRAM Base
116 * (section 3.4.4.1) and DRAM Limit (section 3.4.4.2) registers
117 * determine which node a SysAddr maps to.
118 *
119 * If the DRAM Hole Address Register (DHAR) is enabled and the SysAddr
120 * is within the range of addresses specified by this register, then
121 * a value x from the DHAR is subtracted from the SysAddr to produce a
122 * DramAddr. Here, x represents the base address for the node that
123 * the SysAddr maps to plus an offset due to memory hoisting. See
124 * section 3.4.8 and the comments in amd64_get_dram_hole_info() and
125 * sys_addr_to_dram_addr() below for more information.
126 *
127 * If the SysAddr is not affected by the DHAR then a value y is
128 * subtracted from the SysAddr to produce a DramAddr. Here, y is the
129 * base address for the node that the SysAddr maps to. See section
130 * 3.4.4 and the comments in sys_addr_to_dram_addr() below for more
131 * information.
132 *
133 * InputAddr:
134 * A DramAddr is translated to an InputAddr before being passed to the
135 * memory controller for the node that the DramAddr is associated
136 * with. The memory controller then maps the InputAddr to a csrow.
137 * If node interleaving is not in use, then the InputAddr has the same
138 * value as the DramAddr. Otherwise, the InputAddr is produced by
139 * discarding the bits used for node interleaving from the DramAddr.
140 * See section 3.4.4 for more information.
141 *
142 * The memory controller for a given node uses its DRAM CS Base and
143 * DRAM CS Mask registers to map an InputAddr to a csrow. See
144 * sections 3.5.4 and 3.5.5 for more information.
145 */
146
Borislav Petkovdf71a052011-01-19 18:15:10 +0100147#define EDAC_AMD64_VERSION "3.4.0"
Doug Thompsoncfe40fd2009-05-04 19:25:34 +0200148#define EDAC_MOD_STR "amd64_edac"
149
150/* Extended Model from CPUID, for CPU Revision numbers */
Borislav Petkov1433eb92009-10-21 13:44:36 +0200151#define K8_REV_D 1
152#define K8_REV_E 2
153#define K8_REV_F 4
Doug Thompsoncfe40fd2009-05-04 19:25:34 +0200154
155/* Hardware limit on ChipSelect rows per MC and processors per system */
Borislav Petkov7f19bf72010-10-21 18:52:53 +0200156#define NUM_CHIPSELECTS 8
157#define DRAM_RANGES 8
Doug Thompsoncfe40fd2009-05-04 19:25:34 +0200158
Borislav Petkovf6d6ae92009-11-03 15:29:26 +0100159#define ON true
160#define OFF false
Doug Thompsoncfe40fd2009-05-04 19:25:34 +0200161
162/*
Borislav Petkov11c75ea2010-11-29 19:49:02 +0100163 * Create a contiguous bitmask starting at bit position @lo and ending at
164 * position @hi. For example
165 *
166 * GENMASK(21, 39) gives us the 64bit vector 0x000000ffffe00000.
167 */
168#define GENMASK(lo, hi) (((1ULL << ((hi) - (lo) + 1)) - 1) << (lo))
169
170/*
Doug Thompsoncfe40fd2009-05-04 19:25:34 +0200171 * PCI-defined configuration space registers
172 */
Aravind Gopalakrishnan18b94f62013-08-09 11:54:49 -0500173#define PCI_DEVICE_ID_AMD_15H_M30H_NB_F1 0x141b
174#define PCI_DEVICE_ID_AMD_15H_M30H_NB_F2 0x141c
Borislav Petkovdf71a052011-01-19 18:15:10 +0100175#define PCI_DEVICE_ID_AMD_15H_NB_F1 0x1601
176#define PCI_DEVICE_ID_AMD_15H_NB_F2 0x1602
Aravind Gopalakrishnan94c1acf2013-04-17 14:57:13 -0500177#define PCI_DEVICE_ID_AMD_16H_NB_F1 0x1531
178#define PCI_DEVICE_ID_AMD_16H_NB_F2 0x1532
Doug Thompsoncfe40fd2009-05-04 19:25:34 +0200179
180/*
181 * Function 1 - Address Map
182 */
Borislav Petkov7f19bf72010-10-21 18:52:53 +0200183#define DRAM_BASE_LO 0x40
184#define DRAM_LIMIT_LO 0x44
185
Aravind Gopalakrishnan18b94f62013-08-09 11:54:49 -0500186/*
187 * F15 M30h D18F1x2[1C:00]
188 */
189#define DRAM_CONT_BASE 0x200
190#define DRAM_CONT_LIMIT 0x204
191
192/*
193 * F15 M30h D18F1x2[4C:40]
194 */
195#define DRAM_CONT_HIGH_OFF 0x240
196
Borislav Petkov151fa712011-02-21 19:33:10 +0100197#define dram_rw(pvt, i) ((u8)(pvt->ranges[i].base.lo & 0x3))
198#define dram_intlv_sel(pvt, i) ((u8)((pvt->ranges[i].lim.lo >> 8) & 0x7))
199#define dram_dst_node(pvt, i) ((u8)(pvt->ranges[i].lim.lo & 0x7))
Borislav Petkov7f19bf72010-10-21 18:52:53 +0200200
Borislav Petkovbc21fa52010-11-11 17:29:13 +0100201#define DHAR 0xf0
Borislav Petkovc8e518d2010-12-10 19:49:19 +0100202#define dhar_mem_hoist_valid(pvt) ((pvt)->dhar & BIT(1))
203#define dhar_base(pvt) ((pvt)->dhar & 0xff000000)
204#define k8_dhar_offset(pvt) (((pvt)->dhar & 0x0000ff00) << 16)
Doug Thompsoncfe40fd2009-05-04 19:25:34 +0200205
Doug Thompsoncfe40fd2009-05-04 19:25:34 +0200206 /* NOTE: Extra mask bit vs K8 */
Borislav Petkovc8e518d2010-12-10 19:49:19 +0100207#define f10_dhar_offset(pvt) (((pvt)->dhar & 0x0000ff80) << 16)
Doug Thompsoncfe40fd2009-05-04 19:25:34 +0200208
Borislav Petkovb2b0c602010-10-08 18:32:29 +0200209#define DCT_CFG_SEL 0x10C
Doug Thompsoncfe40fd2009-05-04 19:25:34 +0200210
Borislav Petkovc1ae6832011-03-30 15:42:10 +0200211#define DRAM_LOCAL_NODE_BASE 0x120
Borislav Petkovf08e4572011-03-21 20:45:06 +0100212#define DRAM_LOCAL_NODE_LIM 0x124
213
Borislav Petkov7f19bf72010-10-21 18:52:53 +0200214#define DRAM_BASE_HI 0x140
215#define DRAM_LIMIT_HI 0x144
Doug Thompsoncfe40fd2009-05-04 19:25:34 +0200216
217
218/*
219 * Function 2 - DRAM controller
220 */
Borislav Petkov11c75ea2010-11-29 19:49:02 +0100221#define DCSB0 0x40
222#define DCSB1 0x140
223#define DCSB_CS_ENABLE BIT(0)
Doug Thompsoncfe40fd2009-05-04 19:25:34 +0200224
Borislav Petkov11c75ea2010-11-29 19:49:02 +0100225#define DCSM0 0x60
226#define DCSM1 0x160
Doug Thompsoncfe40fd2009-05-04 19:25:34 +0200227
Borislav Petkov11c75ea2010-11-29 19:49:02 +0100228#define csrow_enabled(i, dct, pvt) ((pvt)->csels[(dct)].csbases[(i)] & DCSB_CS_ENABLE)
Doug Thompsoncfe40fd2009-05-04 19:25:34 +0200229
230#define DBAM0 0x80
231#define DBAM1 0x180
232
233/* Extract the DIMM 'type' on the i'th DIMM from the DBAM reg value passed */
Borislav Petkov0a5dfc32012-09-12 18:16:01 +0200234#define DBAM_DIMM(i, reg) ((((reg) >> (4*(i)))) & 0xF)
Doug Thompsoncfe40fd2009-05-04 19:25:34 +0200235
236#define DBAM_MAX_VALUE 11
237
Borislav Petkovcb328502010-12-22 14:28:24 +0100238#define DCLR0 0x90
239#define DCLR1 0x190
Doug Thompsoncfe40fd2009-05-04 19:25:34 +0200240#define REVE_WIDTH_128 BIT(16)
Borislav Petkov41d8bfa2011-01-18 19:16:08 +0100241#define WIDTH_128 BIT(11)
Doug Thompsoncfe40fd2009-05-04 19:25:34 +0200242
Borislav Petkovcb328502010-12-22 14:28:24 +0100243#define DCHR0 0x94
244#define DCHR1 0x194
Borislav Petkov1433eb92009-10-21 13:44:36 +0200245#define DDR3_MODE BIT(8)
Doug Thompsoncfe40fd2009-05-04 19:25:34 +0200246
Borislav Petkov78da1212010-12-22 19:31:45 +0100247#define DCT_SEL_LO 0x110
Borislav Petkov78da1212010-12-22 19:31:45 +0100248#define dct_high_range_enabled(pvt) ((pvt)->dct_sel_lo & BIT(0))
249#define dct_interleave_enabled(pvt) ((pvt)->dct_sel_lo & BIT(2))
Borislav Petkovcb328502010-12-22 14:28:24 +0100250
Borislav Petkov78da1212010-12-22 19:31:45 +0100251#define dct_ganging_enabled(pvt) ((boot_cpu_data.x86 == 0x10) && ((pvt)->dct_sel_lo & BIT(4)))
Borislav Petkovcb328502010-12-22 14:28:24 +0100252
Borislav Petkov78da1212010-12-22 19:31:45 +0100253#define dct_data_intlv_enabled(pvt) ((pvt)->dct_sel_lo & BIT(5))
Borislav Petkov78da1212010-12-22 19:31:45 +0100254#define dct_memory_cleared(pvt) ((pvt)->dct_sel_lo & BIT(10))
Doug Thompsoncfe40fd2009-05-04 19:25:34 +0200255
Borislav Petkov95b0ef52011-01-11 22:08:07 +0100256#define SWAP_INTLV_REG 0x10c
257
Borislav Petkov78da1212010-12-22 19:31:45 +0100258#define DCT_SEL_HI 0x114
Doug Thompsoncfe40fd2009-05-04 19:25:34 +0200259
Doug Thompsoncfe40fd2009-05-04 19:25:34 +0200260/*
261 * Function 3 - Misc Control
262 */
Borislav Petkovc9f4f262010-12-22 19:48:20 +0100263#define NBCTL 0x40
Doug Thompsoncfe40fd2009-05-04 19:25:34 +0200264
Borislav Petkova97fa682010-12-23 14:07:18 +0100265#define NBCFG 0x44
266#define NBCFG_CHIPKILL BIT(23)
267#define NBCFG_ECC_ENABLE BIT(22)
Doug Thompsoncfe40fd2009-05-04 19:25:34 +0200268
Borislav Petkov5980bb92011-01-07 16:26:49 +0100269/* F3x48: NBSL */
Doug Thompsoncfe40fd2009-05-04 19:25:34 +0200270#define F10_NBSL_EXT_ERR_ECC 0x8
Borislav Petkov5980bb92011-01-07 16:26:49 +0100271#define NBSL_PP_OBS 0x2
Doug Thompsoncfe40fd2009-05-04 19:25:34 +0200272
Borislav Petkov5980bb92011-01-07 16:26:49 +0100273#define SCRCTRL 0x58
Doug Thompsoncfe40fd2009-05-04 19:25:34 +0200274
275#define F10_ONLINE_SPARE 0xB0
Borislav Petkov614ec9d2011-01-13 18:02:22 +0100276#define online_spare_swap_done(pvt, c) (((pvt)->online_spare >> (1 + 2 * (c))) & 0x1)
277#define online_spare_bad_dramcs(pvt, c) (((pvt)->online_spare >> (4 + 4 * (c))) & 0x7)
Doug Thompsoncfe40fd2009-05-04 19:25:34 +0200278
279#define F10_NB_ARRAY_ADDR 0xB8
Borislav Petkov6e71a872012-08-09 18:23:53 +0200280#define F10_NB_ARRAY_DRAM BIT(31)
Doug Thompsoncfe40fd2009-05-04 19:25:34 +0200281
282/* Bits [2:1] are used to select 16-byte section within a 64-byte cacheline */
Borislav Petkov6e71a872012-08-09 18:23:53 +0200283#define SET_NB_ARRAY_ADDR(section) (((section) & 0x3) << 1)
Doug Thompsoncfe40fd2009-05-04 19:25:34 +0200284
285#define F10_NB_ARRAY_DATA 0xBC
Borislav Petkov66fed2d2012-08-09 18:41:07 +0200286#define F10_NB_ARR_ECC_WR_REQ BIT(17)
Borislav Petkov6e71a872012-08-09 18:23:53 +0200287#define SET_NB_DRAM_INJECTION_WRITE(inj) \
288 (BIT(((inj.word) & 0xF) + 20) | \
Borislav Petkov66fed2d2012-08-09 18:41:07 +0200289 F10_NB_ARR_ECC_WR_REQ | inj.bit_map)
Borislav Petkov6e71a872012-08-09 18:23:53 +0200290#define SET_NB_DRAM_INJECTION_READ(inj) \
291 (BIT(((inj.word) & 0xF) + 20) | \
292 BIT(16) | inj.bit_map)
293
Doug Thompsoncfe40fd2009-05-04 19:25:34 +0200294
Borislav Petkov5980bb92011-01-07 16:26:49 +0100295#define NBCAP 0xE8
296#define NBCAP_CHIPKILL BIT(4)
297#define NBCAP_SECDED BIT(3)
298#define NBCAP_DCT_DUAL BIT(0)
Doug Thompsoncfe40fd2009-05-04 19:25:34 +0200299
Borislav Petkovad6a32e2010-03-09 12:46:00 +0100300#define EXT_NB_MCA_CFG 0x180
301
Borislav Petkovf6d6ae92009-11-03 15:29:26 +0100302/* MSRs */
Borislav Petkov5980bb92011-01-07 16:26:49 +0100303#define MSR_MCGCTL_NBE BIT(4)
Doug Thompsoncfe40fd2009-05-04 19:25:34 +0200304
Borislav Petkovb2b0c602010-10-08 18:32:29 +0200305enum amd_families {
Doug Thompsoncfe40fd2009-05-04 19:25:34 +0200306 K8_CPUS = 0,
307 F10_CPUS,
Borislav Petkovb2b0c602010-10-08 18:32:29 +0200308 F15_CPUS,
Aravind Gopalakrishnan18b94f62013-08-09 11:54:49 -0500309 F15_M30H_CPUS,
Aravind Gopalakrishnan94c1acf2013-04-17 14:57:13 -0500310 F16_CPUS,
Borislav Petkovb2b0c602010-10-08 18:32:29 +0200311 NUM_FAMILIES,
Doug Thompsoncfe40fd2009-05-04 19:25:34 +0200312};
313
Doug Thompsoncfe40fd2009-05-04 19:25:34 +0200314/* Error injection control structure */
315struct error_injection {
Borislav Petkov66fed2d2012-08-09 18:41:07 +0200316 u32 section;
317 u32 word;
318 u32 bit_map;
Doug Thompsoncfe40fd2009-05-04 19:25:34 +0200319};
320
Borislav Petkov7f19bf72010-10-21 18:52:53 +0200321/* low and high part of PCI config space regs */
322struct reg_pair {
323 u32 lo, hi;
324};
325
326/*
327 * See F1x[1, 0][7C:40] DRAM Base/Limit Registers
328 */
329struct dram_range {
330 struct reg_pair base;
331 struct reg_pair lim;
332};
333
Borislav Petkov11c75ea2010-11-29 19:49:02 +0100334/* A DCT chip selects collection */
335struct chip_select {
336 u32 csbases[NUM_CHIPSELECTS];
337 u8 b_cnt;
338
339 u32 csmasks[NUM_CHIPSELECTS];
340 u8 m_cnt;
341};
342
Doug Thompsoncfe40fd2009-05-04 19:25:34 +0200343struct amd64_pvt {
Borislav Petkovb8cfa022010-10-01 19:35:38 +0200344 struct low_ops *ops;
345
Doug Thompsoncfe40fd2009-05-04 19:25:34 +0200346 /* pci_device handles which we utilize */
Borislav Petkov8d5b5d92010-10-01 20:11:07 +0200347 struct pci_dev *F1, *F2, *F3;
Doug Thompsoncfe40fd2009-05-04 19:25:34 +0200348
Daniel J Bluemanc7e53012012-11-30 16:44:20 +0800349 u16 mc_node_id; /* MC index of this MC node */
Aravind Gopalakrishnan18b94f62013-08-09 11:54:49 -0500350 u8 fam; /* CPU family */
Borislav Petkova4b4bed2013-08-10 13:54:48 +0200351 u8 model; /* ... model */
352 u8 stepping; /* ... stepping */
353
Doug Thompsoncfe40fd2009-05-04 19:25:34 +0200354 int ext_model; /* extended model value of this node */
Doug Thompsoncfe40fd2009-05-04 19:25:34 +0200355 int channel_count;
356
357 /* Raw registers */
358 u32 dclr0; /* DRAM Configuration Low DCT0 reg */
359 u32 dclr1; /* DRAM Configuration Low DCT1 reg */
360 u32 dchr0; /* DRAM Configuration High DCT0 reg */
361 u32 dchr1; /* DRAM Configuration High DCT1 reg */
362 u32 nbcap; /* North Bridge Capabilities */
363 u32 nbcfg; /* F10 North Bridge Configuration */
364 u32 ext_nbcfg; /* Extended F10 North Bridge Configuration */
365 u32 dhar; /* DRAM Hoist reg */
366 u32 dbam0; /* DRAM Base Address Mapping reg for DCT0 */
367 u32 dbam1; /* DRAM Base Address Mapping reg for DCT1 */
368
Borislav Petkov11c75ea2010-11-29 19:49:02 +0100369 /* one for each DCT */
370 struct chip_select csels[2];
Doug Thompsoncfe40fd2009-05-04 19:25:34 +0200371
Borislav Petkov7f19bf72010-10-21 18:52:53 +0200372 /* DRAM base and limit pairs F1x[78,70,68,60,58,50,48,40] */
373 struct dram_range ranges[DRAM_RANGES];
Doug Thompsoncfe40fd2009-05-04 19:25:34 +0200374
Doug Thompsoncfe40fd2009-05-04 19:25:34 +0200375 u64 top_mem; /* top of memory below 4GB */
376 u64 top_mem2; /* top of memory above 4GB */
377
Borislav Petkov78da1212010-12-22 19:31:45 +0100378 u32 dct_sel_lo; /* DRAM Controller Select Low */
379 u32 dct_sel_hi; /* DRAM Controller Select High */
Borislav Petkovb2b0c602010-10-08 18:32:29 +0200380 u32 online_spare; /* On-Line spare Reg */
Doug Thompsoncfe40fd2009-05-04 19:25:34 +0200381
Borislav Petkovad6a32e2010-03-09 12:46:00 +0100382 /* x4 or x8 syndromes in use */
Borislav Petkova3b7db02011-01-19 20:35:12 +0100383 u8 ecc_sym_sz;
Borislav Petkovad6a32e2010-03-09 12:46:00 +0100384
Doug Thompsoncfe40fd2009-05-04 19:25:34 +0200385 /* place to store error injection parameters prior to issue */
386 struct error_injection injection;
Borislav Petkovae7bb7c2010-10-14 16:01:30 +0200387};
388
Borislav Petkov33ca0642012-08-30 18:01:36 +0200389enum err_codes {
390 DECODE_OK = 0,
391 ERR_NODE = -1,
392 ERR_CSROW = -2,
393 ERR_CHANNEL = -3,
394};
395
396struct err_info {
397 int err_code;
398 struct mem_ctl_info *src_mci;
399 int csrow;
400 int channel;
401 u16 syndrome;
402 u32 page;
403 u32 offset;
404};
405
Daniel J Bluemanc7e53012012-11-30 16:44:20 +0800406static inline u64 get_dram_base(struct amd64_pvt *pvt, u8 i)
Borislav Petkov7f19bf72010-10-21 18:52:53 +0200407{
408 u64 addr = ((u64)pvt->ranges[i].base.lo & 0xffff0000) << 8;
409
410 if (boot_cpu_data.x86 == 0xf)
411 return addr;
412
413 return (((u64)pvt->ranges[i].base.hi & 0x000000ff) << 40) | addr;
414}
415
Daniel J Bluemanc7e53012012-11-30 16:44:20 +0800416static inline u64 get_dram_limit(struct amd64_pvt *pvt, u8 i)
Borislav Petkov7f19bf72010-10-21 18:52:53 +0200417{
418 u64 lim = (((u64)pvt->ranges[i].lim.lo & 0xffff0000) << 8) | 0x00ffffff;
419
420 if (boot_cpu_data.x86 == 0xf)
421 return lim;
422
423 return (((u64)pvt->ranges[i].lim.hi & 0x000000ff) << 40) | lim;
424}
425
Borislav Petkovf192c7b2011-01-10 14:24:32 +0100426static inline u16 extract_syndrome(u64 status)
427{
428 return ((status >> 47) & 0xff) | ((status >> 16) & 0xff00);
429}
430
Aravind Gopalakrishnan18b94f62013-08-09 11:54:49 -0500431static inline u8 dct_sel_interleave_addr(struct amd64_pvt *pvt)
432{
433 if (pvt->fam == 0x15 && pvt->model >= 0x30)
434 return (((pvt->dct_sel_hi >> 9) & 0x1) << 2) |
435 ((pvt->dct_sel_lo >> 6) & 0x3);
436
437 return ((pvt)->dct_sel_lo >> 6) & 0x3;
438}
Borislav Petkovae7bb7c2010-10-14 16:01:30 +0200439/*
440 * per-node ECC settings descriptor
441 */
442struct ecc_settings {
443 u32 old_nbctl;
444 bool nbctl_valid;
445
Doug Thompsoncfe40fd2009-05-04 19:25:34 +0200446 struct flags {
Borislav Petkovd95cf4d2010-02-24 14:49:47 +0100447 unsigned long nb_mce_enable:1;
448 unsigned long nb_ecc_prev:1;
Doug Thompsoncfe40fd2009-05-04 19:25:34 +0200449 } flags;
450};
451
Doug Thompson7d6034d2009-04-27 20:01:01 +0200452#ifdef CONFIG_EDAC_DEBUG
Mauro Carvalho Chehabc5608752012-03-21 14:00:44 -0300453int amd64_create_sysfs_dbg_files(struct mem_ctl_info *mci);
454void amd64_remove_sysfs_dbg_files(struct mem_ctl_info *mci);
455
Doug Thompson7d6034d2009-04-27 20:01:01 +0200456#else
Mauro Carvalho Chehabc5608752012-03-21 14:00:44 -0300457static inline int amd64_create_sysfs_dbg_files(struct mem_ctl_info *mci)
458{
459 return 0;
460}
461static void inline amd64_remove_sysfs_dbg_files(struct mem_ctl_info *mci)
462{
463}
Doug Thompson7d6034d2009-04-27 20:01:01 +0200464#endif
465
466#ifdef CONFIG_EDAC_AMD64_ERROR_INJECTION
Mauro Carvalho Chehabc5608752012-03-21 14:00:44 -0300467int amd64_create_sysfs_inject_files(struct mem_ctl_info *mci);
468void amd64_remove_sysfs_inject_files(struct mem_ctl_info *mci);
Doug Thompson7d6034d2009-04-27 20:01:01 +0200469
Mauro Carvalho Chehabc5608752012-03-21 14:00:44 -0300470#else
471static inline int amd64_create_sysfs_inject_files(struct mem_ctl_info *mci)
472{
473 return 0;
474}
475static inline void amd64_remove_sysfs_inject_files(struct mem_ctl_info *mci)
476{
477}
478#endif
Doug Thompson7d6034d2009-04-27 20:01:01 +0200479
Doug Thompsoncfe40fd2009-05-04 19:25:34 +0200480/*
481 * Each of the PCI Device IDs types have their own set of hardware accessor
482 * functions and per device encoding/decoding logic.
483 */
484struct low_ops {
Borislav Petkov1433eb92009-10-21 13:44:36 +0200485 int (*early_channel_count) (struct amd64_pvt *pvt);
Borislav Petkovf192c7b2011-01-10 14:24:32 +0100486 void (*map_sysaddr_to_csrow) (struct mem_ctl_info *mci, u64 sys_addr,
Borislav Petkov33ca0642012-08-30 18:01:36 +0200487 struct err_info *);
Borislav Petkov41d8bfa2011-01-18 19:16:08 +0100488 int (*dbam_to_cs) (struct amd64_pvt *pvt, u8 dct, unsigned cs_mode);
Borislav Petkovb2b0c602010-10-08 18:32:29 +0200489 int (*read_dct_pci_cfg) (struct amd64_pvt *pvt, int offset,
490 u32 *val, const char *func);
Doug Thompsoncfe40fd2009-05-04 19:25:34 +0200491};
492
493struct amd64_family_type {
494 const char *ctl_name;
Borislav Petkov8d5b5d92010-10-01 20:11:07 +0200495 u16 f1_id, f3_id;
Doug Thompsoncfe40fd2009-05-04 19:25:34 +0200496 struct low_ops ops;
497};
498
Borislav Petkov66fed2d2012-08-09 18:41:07 +0200499int __amd64_read_pci_cfg_dword(struct pci_dev *pdev, int offset,
500 u32 *val, const char *func);
Borislav Petkovb2b0c602010-10-08 18:32:29 +0200501int __amd64_write_pci_cfg_dword(struct pci_dev *pdev, int offset,
502 u32 val, const char *func);
Borislav Petkov6ba5dcd2009-10-13 19:26:55 +0200503
504#define amd64_read_pci_cfg(pdev, offset, val) \
Borislav Petkovb2b0c602010-10-08 18:32:29 +0200505 __amd64_read_pci_cfg_dword(pdev, offset, val, __func__)
506
507#define amd64_write_pci_cfg(pdev, offset, val) \
508 __amd64_write_pci_cfg_dword(pdev, offset, val, __func__)
509
510#define amd64_read_dct_pci_cfg(pvt, offset, val) \
511 pvt->ops->read_dct_pci_cfg(pvt, offset, val, __func__)
Borislav Petkov6ba5dcd2009-10-13 19:26:55 +0200512
Doug Thompsoncfe40fd2009-05-04 19:25:34 +0200513int amd64_get_dram_hole_info(struct mem_ctl_info *mci, u64 *hole_base,
514 u64 *hole_offset, u64 *hole_size);
Mauro Carvalho Chehabc5608752012-03-21 14:00:44 -0300515
516#define to_mci(k) container_of(k, struct mem_ctl_info, dev)
Borislav Petkov66fed2d2012-08-09 18:41:07 +0200517
518/* Injection helpers */
519static inline void disable_caches(void *dummy)
520{
521 write_cr0(read_cr0() | X86_CR0_CD);
522 wbinvd();
523}
524
525static inline void enable_caches(void *dummy)
526{
527 write_cr0(read_cr0() & ~X86_CR0_CD);
528}
Aravind Gopalakrishnan18b94f62013-08-09 11:54:49 -0500529
530static inline u8 dram_intlv_en(struct amd64_pvt *pvt, unsigned int i)
531{
532 if (pvt->fam == 0x15 && pvt->model >= 0x30) {
533 u32 tmp;
534 amd64_read_pci_cfg(pvt->F1, DRAM_CONT_LIMIT, &tmp);
535 return (u8) tmp & 0xF;
536 }
537 return (u8) (pvt->ranges[i].base.lo >> 8) & 0x7;
538}
539
540static inline u8 dhar_valid(struct amd64_pvt *pvt)
541{
542 if (pvt->fam == 0x15 && pvt->model >= 0x30) {
543 u32 tmp;
544 amd64_read_pci_cfg(pvt->F1, DRAM_CONT_BASE, &tmp);
545 return (tmp >> 1) & BIT(0);
546 }
547 return (pvt)->dhar & BIT(0);
548}
549
550static inline u32 dct_sel_baseaddr(struct amd64_pvt *pvt)
551{
552 if (pvt->fam == 0x15 && pvt->model >= 0x30) {
553 u32 tmp;
554 amd64_read_pci_cfg(pvt->F1, DRAM_CONT_BASE, &tmp);
555 return (tmp >> 11) & 0x1FFF;
556 }
557 return (pvt)->dct_sel_lo & 0xFFFFF800;
558}