blob: a52ff4bd4601f78dbfe3fe472bb0b26c568e422d [file] [log] [blame]
Chris Leech0bbd5f42006-05-23 17:35:34 -07001/*
Maciej Sosnowski211a22c2009-02-26 11:05:43 +01002 * Copyright(c) 2004 - 2009 Intel Corporation. All rights reserved.
Chris Leech0bbd5f42006-05-23 17:35:34 -07003 *
4 * This program is free software; you can redistribute it and/or modify it
5 * under the terms of the GNU General Public License as published by the Free
6 * Software Foundation; either version 2 of the License, or (at your option)
7 * any later version.
8 *
9 * This program is distributed in the hope that it will be useful, but WITHOUT
10 * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
11 * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for
12 * more details.
13 *
14 * You should have received a copy of the GNU General Public License along with
15 * this program; if not, write to the Free Software Foundation, Inc., 59
16 * Temple Place - Suite 330, Boston, MA 02111-1307, USA.
17 *
18 * The full GNU General Public License is included in this distribution in the
19 * file called COPYING.
20 */
21#ifndef IOATDMA_H
22#define IOATDMA_H
23
24#include <linux/dmaengine.h>
25#include "ioatdma_hw.h"
26#include <linux/init.h>
27#include <linux/dmapool.h>
28#include <linux/cache.h>
David S. Miller57c651f2006-05-23 17:39:49 -070029#include <linux/pci_ids.h>
Maciej Sosnowski16a37ac2008-07-22 17:30:57 -070030#include <net/tcp.h>
Chris Leech0bbd5f42006-05-23 17:35:34 -070031
Maciej Sosnowski211a22c2009-02-26 11:05:43 +010032#define IOAT_DMA_VERSION "3.64"
Shannon Nelson5149fd02007-10-18 03:07:13 -070033
Shannon Nelson3e037452007-10-16 01:27:40 -070034enum ioat_interrupt {
35 none = 0,
36 msix_multi_vector = 1,
37 msix_single_vector = 2,
38 msi = 3,
39 intx = 4,
40};
41
Chris Leech0bbd5f42006-05-23 17:35:34 -070042#define IOAT_LOW_COMPLETION_MASK 0xffffffc0
Shannon Nelson7bb67c12007-11-14 16:59:51 -080043#define IOAT_DMA_DCA_ANY_CPU ~0
Maciej Sosnowski09177e82008-07-22 10:07:33 -070044#define IOAT_WATCHDOG_PERIOD (2 * HZ)
Shannon Nelson7bb67c12007-11-14 16:59:51 -080045
Chris Leech0bbd5f42006-05-23 17:35:34 -070046
Chris Leech0bbd5f42006-05-23 17:35:34 -070047/**
Shannon Nelson8ab89562007-10-16 01:27:39 -070048 * struct ioatdma_device - internal representation of a IOAT device
Chris Leech0bbd5f42006-05-23 17:35:34 -070049 * @pdev: PCI-Express device
50 * @reg_base: MMIO register space base address
51 * @dma_pool: for allocating DMA descriptors
52 * @common: embedded struct dma_device
Shannon Nelson8ab89562007-10-16 01:27:39 -070053 * @version: version of ioatdma device
Shannon Nelson7bb67c12007-11-14 16:59:51 -080054 * @irq_mode: which style irq to use
55 * @msix_entries: irq handlers
56 * @idx: per channel data
Chris Leech0bbd5f42006-05-23 17:35:34 -070057 */
58
Shannon Nelson8ab89562007-10-16 01:27:39 -070059struct ioatdma_device {
Chris Leech0bbd5f42006-05-23 17:35:34 -070060 struct pci_dev *pdev;
Al Viro47b16532006-10-10 22:45:47 +010061 void __iomem *reg_base;
Chris Leech0bbd5f42006-05-23 17:35:34 -070062 struct pci_pool *dma_pool;
63 struct pci_pool *completion_pool;
Chris Leech0bbd5f42006-05-23 17:35:34 -070064 struct dma_device common;
Shannon Nelson8ab89562007-10-16 01:27:39 -070065 u8 version;
Shannon Nelson3e037452007-10-16 01:27:40 -070066 enum ioat_interrupt irq_mode;
Maciej Sosnowski09177e82008-07-22 10:07:33 -070067 struct delayed_work work;
Shannon Nelson3e037452007-10-16 01:27:40 -070068 struct msix_entry msix_entries[4];
69 struct ioat_dma_chan *idx[4];
Chris Leech0bbd5f42006-05-23 17:35:34 -070070};
71
72/**
73 * struct ioat_dma_chan - internal representation of a DMA channel
Chris Leech0bbd5f42006-05-23 17:35:34 -070074 */
Chris Leech0bbd5f42006-05-23 17:35:34 -070075struct ioat_dma_chan {
76
Al Viro47b16532006-10-10 22:45:47 +010077 void __iomem *reg_base;
Chris Leech0bbd5f42006-05-23 17:35:34 -070078
79 dma_cookie_t completed_cookie;
80 unsigned long last_completion;
Maciej Sosnowski09177e82008-07-22 10:07:33 -070081 unsigned long last_completion_time;
Chris Leech0bbd5f42006-05-23 17:35:34 -070082
Shannon Nelson711924b2007-12-17 16:20:08 -080083 size_t xfercap; /* XFERCAP register value expanded out */
Chris Leech0bbd5f42006-05-23 17:35:34 -070084
85 spinlock_t cleanup_lock;
86 spinlock_t desc_lock;
87 struct list_head free_desc;
88 struct list_head used_desc;
Maciej Sosnowski09177e82008-07-22 10:07:33 -070089 unsigned long watchdog_completion;
90 int watchdog_tcp_cookie;
91 u32 watchdog_last_tcp_cookie;
92 struct delayed_work work;
Chris Leech0bbd5f42006-05-23 17:35:34 -070093
94 int pending;
Shannon Nelson7bb67c12007-11-14 16:59:51 -080095 int dmacount;
96 int desccount;
Chris Leech0bbd5f42006-05-23 17:35:34 -070097
Shannon Nelson8ab89562007-10-16 01:27:39 -070098 struct ioatdma_device *device;
Chris Leech0bbd5f42006-05-23 17:35:34 -070099 struct dma_chan common;
100
101 dma_addr_t completion_addr;
102 union {
103 u64 full; /* HW completion writeback */
104 struct {
105 u32 low;
106 u32 high;
107 };
108 } *completion_virt;
Maciej Sosnowski09177e82008-07-22 10:07:33 -0700109 unsigned long last_compl_desc_addr_hw;
Shannon Nelson3e037452007-10-16 01:27:40 -0700110 struct tasklet_struct cleanup_task;
Chris Leech0bbd5f42006-05-23 17:35:34 -0700111};
112
113/* wrapper around hardware descriptor format + additional software fields */
114
115/**
116 * struct ioat_desc_sw - wrapper around hardware descriptor
117 * @hw: hardware DMA descriptor
Dan Williams7405f742007-01-02 11:10:43 -0700118 * @node: this descriptor will either be on the free list,
119 * or attached to a transaction list (async_tx.tx_list)
120 * @tx_cnt: number of descriptors required to complete the transaction
121 * @async_tx: the generic software descriptor for all engines
Chris Leech0bbd5f42006-05-23 17:35:34 -0700122 */
Chris Leech0bbd5f42006-05-23 17:35:34 -0700123struct ioat_desc_sw {
124 struct ioat_dma_descriptor *hw;
125 struct list_head node;
Dan Williams7405f742007-01-02 11:10:43 -0700126 int tx_cnt;
Shannon Nelson7f2b2912007-10-18 03:07:14 -0700127 size_t len;
128 dma_addr_t src;
129 dma_addr_t dst;
Dan Williams7405f742007-01-02 11:10:43 -0700130 struct dma_async_tx_descriptor async_tx;
Chris Leech0bbd5f42006-05-23 17:35:34 -0700131};
132
Maciej Sosnowski16a37ac2008-07-22 17:30:57 -0700133static inline void ioat_set_tcp_copy_break(struct ioatdma_device *dev)
134{
135 #ifdef CONFIG_NET_DMA
136 switch (dev->version) {
137 case IOAT_VER_1_2:
138 sysctl_tcp_dma_copybreak = 4096;
139 break;
140 case IOAT_VER_2_0:
141 sysctl_tcp_dma_copybreak = 2048;
142 break;
Maciej Sosnowski5de22342009-02-26 11:05:17 +0100143 case IOAT_VER_3_0:
144 sysctl_tcp_dma_copybreak = 262144;
145 break;
Maciej Sosnowski16a37ac2008-07-22 17:30:57 -0700146 }
147 #endif
148}
149
Shannon Nelson8ab89562007-10-16 01:27:39 -0700150#if defined(CONFIG_INTEL_IOATDMA) || defined(CONFIG_INTEL_IOATDMA_MODULE)
151struct ioatdma_device *ioat_dma_probe(struct pci_dev *pdev,
152 void __iomem *iobase);
153void ioat_dma_remove(struct ioatdma_device *device);
Shannon Nelson7bb67c12007-11-14 16:59:51 -0800154struct dca_provider *ioat_dca_init(struct pci_dev *pdev, void __iomem *iobase);
155struct dca_provider *ioat2_dca_init(struct pci_dev *pdev, void __iomem *iobase);
Maciej Sosnowski7f1b3582008-07-22 17:30:57 -0700156struct dca_provider *ioat3_dca_init(struct pci_dev *pdev, void __iomem *iobase);
Shannon Nelson8ab89562007-10-16 01:27:39 -0700157#else
158#define ioat_dma_probe(pdev, iobase) NULL
159#define ioat_dma_remove(device) do { } while (0)
Shannon Nelson2ed6dc32007-10-16 01:27:42 -0700160#define ioat_dca_init(pdev, iobase) NULL
Shannon Nelson7bb67c12007-11-14 16:59:51 -0800161#define ioat2_dca_init(pdev, iobase) NULL
Maciej Sosnowski7f1b3582008-07-22 17:30:57 -0700162#define ioat3_dca_init(pdev, iobase) NULL
Shannon Nelson8ab89562007-10-16 01:27:39 -0700163#endif
164
Chris Leech0bbd5f42006-05-23 17:35:34 -0700165#endif /* IOATDMA_H */