blob: d9c8b32b483cd4f386e10874eda8bfebee693e90 [file] [log] [blame]
Tejun Heoedb33662005-07-28 10:36:22 +09001/*
2 * sata_sil24.c - Driver for Silicon Image 3124/3132 SATA-2 controllers
3 *
4 * Copyright 2005 Tejun Heo
5 *
6 * Based on preview driver from Silicon Image.
7 *
Tejun Heoedb33662005-07-28 10:36:22 +09008 * This program is free software; you can redistribute it and/or modify it
9 * under the terms of the GNU General Public License as published by the
10 * Free Software Foundation; either version 2, or (at your option) any
11 * later version.
12 *
13 * This program is distributed in the hope that it will be useful, but
14 * WITHOUT ANY WARRANTY; without even the implied warranty of
15 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the GNU
16 * General Public License for more details.
17 *
18 */
19
20#include <linux/kernel.h>
21#include <linux/module.h>
22#include <linux/pci.h>
23#include <linux/blkdev.h>
24#include <linux/delay.h>
25#include <linux/interrupt.h>
26#include <linux/dma-mapping.h>
Jeff Garzika9524a72005-10-30 14:39:11 -050027#include <linux/device.h>
Tejun Heoedb33662005-07-28 10:36:22 +090028#include <scsi/scsi_host.h>
Jeff Garzik193515d2005-11-07 00:59:37 -050029#include <scsi/scsi_cmnd.h>
Tejun Heoedb33662005-07-28 10:36:22 +090030#include <linux/libata.h>
Tejun Heoedb33662005-07-28 10:36:22 +090031
32#define DRV_NAME "sata_sil24"
Tejun Heo3454dc62007-09-23 13:19:54 +090033#define DRV_VERSION "1.1"
Tejun Heoedb33662005-07-28 10:36:22 +090034
Tejun Heoedb33662005-07-28 10:36:22 +090035/*
36 * Port request block (PRB) 32 bytes
37 */
38struct sil24_prb {
Alexey Dobriyanb4772572006-06-06 07:31:14 +040039 __le16 ctrl;
40 __le16 prot;
41 __le32 rx_cnt;
Tejun Heoedb33662005-07-28 10:36:22 +090042 u8 fis[6 * 4];
43};
44
45/*
46 * Scatter gather entry (SGE) 16 bytes
47 */
48struct sil24_sge {
Alexey Dobriyanb4772572006-06-06 07:31:14 +040049 __le64 addr;
50 __le32 cnt;
51 __le32 flags;
Tejun Heoedb33662005-07-28 10:36:22 +090052};
53
54/*
55 * Port multiplier
56 */
57struct sil24_port_multiplier {
Alexey Dobriyanb4772572006-06-06 07:31:14 +040058 __le32 diag;
59 __le32 sactive;
Tejun Heoedb33662005-07-28 10:36:22 +090060};
61
62enum {
Tejun Heo0d5ff562007-02-01 15:06:36 +090063 SIL24_HOST_BAR = 0,
64 SIL24_PORT_BAR = 2,
65
Tejun Heo93e26182007-11-22 18:46:57 +090066 /* sil24 fetches in chunks of 64bytes. The first block
67 * contains the PRB and two SGEs. From the second block, it's
68 * consisted of four SGEs and called SGT. Calculate the
69 * number of SGTs that fit into one page.
70 */
71 SIL24_PRB_SZ = sizeof(struct sil24_prb)
72 + 2 * sizeof(struct sil24_sge),
73 SIL24_MAX_SGT = (PAGE_SIZE - SIL24_PRB_SZ)
74 / (4 * sizeof(struct sil24_sge)),
75
76 /* This will give us one unused SGEs for ATA. This extra SGE
77 * will be used to store CDB for ATAPI devices.
78 */
79 SIL24_MAX_SGE = 4 * SIL24_MAX_SGT + 1,
80
Tejun Heoedb33662005-07-28 10:36:22 +090081 /*
82 * Global controller registers (128 bytes @ BAR0)
83 */
84 /* 32 bit regs */
85 HOST_SLOT_STAT = 0x00, /* 32 bit slot stat * 4 */
86 HOST_CTRL = 0x40,
87 HOST_IRQ_STAT = 0x44,
88 HOST_PHY_CFG = 0x48,
89 HOST_BIST_CTRL = 0x50,
90 HOST_BIST_PTRN = 0x54,
91 HOST_BIST_STAT = 0x58,
92 HOST_MEM_BIST_STAT = 0x5c,
93 HOST_FLASH_CMD = 0x70,
94 /* 8 bit regs */
95 HOST_FLASH_DATA = 0x74,
96 HOST_TRANSITION_DETECT = 0x75,
97 HOST_GPIO_CTRL = 0x76,
98 HOST_I2C_ADDR = 0x78, /* 32 bit */
99 HOST_I2C_DATA = 0x7c,
100 HOST_I2C_XFER_CNT = 0x7e,
101 HOST_I2C_CTRL = 0x7f,
102
103 /* HOST_SLOT_STAT bits */
104 HOST_SSTAT_ATTN = (1 << 31),
105
Tejun Heo7dafc3f2006-04-11 22:32:18 +0900106 /* HOST_CTRL bits */
107 HOST_CTRL_M66EN = (1 << 16), /* M66EN PCI bus signal */
108 HOST_CTRL_TRDY = (1 << 17), /* latched PCI TRDY */
109 HOST_CTRL_STOP = (1 << 18), /* latched PCI STOP */
110 HOST_CTRL_DEVSEL = (1 << 19), /* latched PCI DEVSEL */
111 HOST_CTRL_REQ64 = (1 << 20), /* latched PCI REQ64 */
Tejun Heod2298dc2006-07-03 16:07:27 +0900112 HOST_CTRL_GLOBAL_RST = (1 << 31), /* global reset */
Tejun Heo7dafc3f2006-04-11 22:32:18 +0900113
Tejun Heoedb33662005-07-28 10:36:22 +0900114 /*
115 * Port registers
116 * (8192 bytes @ +0x0000, +0x2000, +0x4000 and +0x6000 @ BAR2)
117 */
118 PORT_REGS_SIZE = 0x2000,
Tejun Heo135da342006-05-31 18:27:57 +0900119
Tejun Heo28c8f3b2006-10-16 08:47:18 +0900120 PORT_LRAM = 0x0000, /* 31 LRAM slots and PMP regs */
Tejun Heo135da342006-05-31 18:27:57 +0900121 PORT_LRAM_SLOT_SZ = 0x0080, /* 32 bytes PRB + 2 SGE, ACT... */
Tejun Heoedb33662005-07-28 10:36:22 +0900122
Tejun Heo28c8f3b2006-10-16 08:47:18 +0900123 PORT_PMP = 0x0f80, /* 8 bytes PMP * 16 (128 bytes) */
Tejun Heoc0c55902006-10-16 08:47:18 +0900124 PORT_PMP_STATUS = 0x0000, /* port device status offset */
125 PORT_PMP_QACTIVE = 0x0004, /* port device QActive offset */
126 PORT_PMP_SIZE = 0x0008, /* 8 bytes per PMP */
127
Tejun Heoedb33662005-07-28 10:36:22 +0900128 /* 32 bit regs */
Tejun Heo83bbecc2005-08-17 13:09:18 +0900129 PORT_CTRL_STAT = 0x1000, /* write: ctrl-set, read: stat */
130 PORT_CTRL_CLR = 0x1004, /* write: ctrl-clear */
131 PORT_IRQ_STAT = 0x1008, /* high: status, low: interrupt */
132 PORT_IRQ_ENABLE_SET = 0x1010, /* write: enable-set */
133 PORT_IRQ_ENABLE_CLR = 0x1014, /* write: enable-clear */
Tejun Heoedb33662005-07-28 10:36:22 +0900134 PORT_ACTIVATE_UPPER_ADDR= 0x101c,
Tejun Heo83bbecc2005-08-17 13:09:18 +0900135 PORT_EXEC_FIFO = 0x1020, /* command execution fifo */
136 PORT_CMD_ERR = 0x1024, /* command error number */
Tejun Heoedb33662005-07-28 10:36:22 +0900137 PORT_FIS_CFG = 0x1028,
138 PORT_FIFO_THRES = 0x102c,
139 /* 16 bit regs */
140 PORT_DECODE_ERR_CNT = 0x1040,
141 PORT_DECODE_ERR_THRESH = 0x1042,
142 PORT_CRC_ERR_CNT = 0x1044,
143 PORT_CRC_ERR_THRESH = 0x1046,
144 PORT_HSHK_ERR_CNT = 0x1048,
145 PORT_HSHK_ERR_THRESH = 0x104a,
146 /* 32 bit regs */
147 PORT_PHY_CFG = 0x1050,
148 PORT_SLOT_STAT = 0x1800,
149 PORT_CMD_ACTIVATE = 0x1c00, /* 64 bit cmd activate * 31 (248 bytes) */
Tejun Heoc0c55902006-10-16 08:47:18 +0900150 PORT_CONTEXT = 0x1e04,
Tejun Heoedb33662005-07-28 10:36:22 +0900151 PORT_EXEC_DIAG = 0x1e00, /* 32bit exec diag * 16 (64 bytes, 0-10 used on 3124) */
152 PORT_PSD_DIAG = 0x1e40, /* 32bit psd diag * 16 (64 bytes, 0-8 used on 3124) */
153 PORT_SCONTROL = 0x1f00,
154 PORT_SSTATUS = 0x1f04,
155 PORT_SERROR = 0x1f08,
156 PORT_SACTIVE = 0x1f0c,
157
158 /* PORT_CTRL_STAT bits */
159 PORT_CS_PORT_RST = (1 << 0), /* port reset */
160 PORT_CS_DEV_RST = (1 << 1), /* device reset */
161 PORT_CS_INIT = (1 << 2), /* port initialize */
162 PORT_CS_IRQ_WOC = (1 << 3), /* interrupt write one to clear */
Tejun Heod10cb352005-11-16 16:56:49 +0900163 PORT_CS_CDB16 = (1 << 5), /* 0=12b cdb, 1=16b cdb */
Tejun Heo28c8f3b2006-10-16 08:47:18 +0900164 PORT_CS_PMP_RESUME = (1 << 6), /* PMP resume */
Tejun Heoe382eb12005-08-17 13:09:13 +0900165 PORT_CS_32BIT_ACTV = (1 << 10), /* 32-bit activation */
Tejun Heo28c8f3b2006-10-16 08:47:18 +0900166 PORT_CS_PMP_EN = (1 << 13), /* port multiplier enable */
Tejun Heoe382eb12005-08-17 13:09:13 +0900167 PORT_CS_RDY = (1 << 31), /* port ready to accept commands */
Tejun Heoedb33662005-07-28 10:36:22 +0900168
169 /* PORT_IRQ_STAT/ENABLE_SET/CLR */
170 /* bits[11:0] are masked */
171 PORT_IRQ_COMPLETE = (1 << 0), /* command(s) completed */
172 PORT_IRQ_ERROR = (1 << 1), /* command execution error */
173 PORT_IRQ_PORTRDY_CHG = (1 << 2), /* port ready change */
174 PORT_IRQ_PWR_CHG = (1 << 3), /* power management change */
175 PORT_IRQ_PHYRDY_CHG = (1 << 4), /* PHY ready change */
176 PORT_IRQ_COMWAKE = (1 << 5), /* COMWAKE received */
Tejun Heo7dafc3f2006-04-11 22:32:18 +0900177 PORT_IRQ_UNK_FIS = (1 << 6), /* unknown FIS received */
178 PORT_IRQ_DEV_XCHG = (1 << 7), /* device exchanged */
179 PORT_IRQ_8B10B = (1 << 8), /* 8b/10b decode error threshold */
180 PORT_IRQ_CRC = (1 << 9), /* CRC error threshold */
181 PORT_IRQ_HANDSHAKE = (1 << 10), /* handshake error threshold */
Tejun Heo3b9f1d02006-04-11 22:32:18 +0900182 PORT_IRQ_SDB_NOTIFY = (1 << 11), /* SDB notify received */
Tejun Heoedb33662005-07-28 10:36:22 +0900183
Tejun Heo88ce7552006-05-15 20:58:32 +0900184 DEF_PORT_IRQ = PORT_IRQ_COMPLETE | PORT_IRQ_ERROR |
Tejun Heo05429252006-05-31 18:28:20 +0900185 PORT_IRQ_PHYRDY_CHG | PORT_IRQ_DEV_XCHG |
Tejun Heo854c73a2007-09-23 13:14:11 +0900186 PORT_IRQ_UNK_FIS | PORT_IRQ_SDB_NOTIFY,
Tejun Heo88ce7552006-05-15 20:58:32 +0900187
Tejun Heoedb33662005-07-28 10:36:22 +0900188 /* bits[27:16] are unmasked (raw) */
189 PORT_IRQ_RAW_SHIFT = 16,
190 PORT_IRQ_MASKED_MASK = 0x7ff,
191 PORT_IRQ_RAW_MASK = (0x7ff << PORT_IRQ_RAW_SHIFT),
192
193 /* ENABLE_SET/CLR specific, intr steering - 2 bit field */
194 PORT_IRQ_STEER_SHIFT = 30,
195 PORT_IRQ_STEER_MASK = (3 << PORT_IRQ_STEER_SHIFT),
196
197 /* PORT_CMD_ERR constants */
198 PORT_CERR_DEV = 1, /* Error bit in D2H Register FIS */
199 PORT_CERR_SDB = 2, /* Error bit in SDB FIS */
200 PORT_CERR_DATA = 3, /* Error in data FIS not detected by dev */
201 PORT_CERR_SEND = 4, /* Initial cmd FIS transmission failure */
202 PORT_CERR_INCONSISTENT = 5, /* Protocol mismatch */
203 PORT_CERR_DIRECTION = 6, /* Data direction mismatch */
204 PORT_CERR_UNDERRUN = 7, /* Ran out of SGEs while writing */
205 PORT_CERR_OVERRUN = 8, /* Ran out of SGEs while reading */
206 PORT_CERR_PKT_PROT = 11, /* DIR invalid in 1st PIO setup of ATAPI */
207 PORT_CERR_SGT_BOUNDARY = 16, /* PLD ecode 00 - SGT not on qword boundary */
208 PORT_CERR_SGT_TGTABRT = 17, /* PLD ecode 01 - target abort */
209 PORT_CERR_SGT_MSTABRT = 18, /* PLD ecode 10 - master abort */
210 PORT_CERR_SGT_PCIPERR = 19, /* PLD ecode 11 - PCI parity err while fetching SGT */
211 PORT_CERR_CMD_BOUNDARY = 24, /* ctrl[15:13] 001 - PRB not on qword boundary */
212 PORT_CERR_CMD_TGTABRT = 25, /* ctrl[15:13] 010 - target abort */
213 PORT_CERR_CMD_MSTABRT = 26, /* ctrl[15:13] 100 - master abort */
214 PORT_CERR_CMD_PCIPERR = 27, /* ctrl[15:13] 110 - PCI parity err while fetching PRB */
215 PORT_CERR_XFR_UNDEF = 32, /* PSD ecode 00 - undefined */
216 PORT_CERR_XFR_TGTABRT = 33, /* PSD ecode 01 - target abort */
Tejun Heo64008802006-04-11 22:32:18 +0900217 PORT_CERR_XFR_MSTABRT = 34, /* PSD ecode 10 - master abort */
Tejun Heoedb33662005-07-28 10:36:22 +0900218 PORT_CERR_XFR_PCIPERR = 35, /* PSD ecode 11 - PCI prity err during transfer */
Tejun Heo83bbecc2005-08-17 13:09:18 +0900219 PORT_CERR_SENDSERVICE = 36, /* FIS received while sending service */
Tejun Heoedb33662005-07-28 10:36:22 +0900220
Tejun Heod10cb352005-11-16 16:56:49 +0900221 /* bits of PRB control field */
222 PRB_CTRL_PROTOCOL = (1 << 0), /* override def. ATA protocol */
223 PRB_CTRL_PACKET_READ = (1 << 4), /* PACKET cmd read */
224 PRB_CTRL_PACKET_WRITE = (1 << 5), /* PACKET cmd write */
225 PRB_CTRL_NIEN = (1 << 6), /* Mask completion irq */
226 PRB_CTRL_SRST = (1 << 7), /* Soft reset request (ign BSY?) */
227
228 /* PRB protocol field */
229 PRB_PROT_PACKET = (1 << 0),
230 PRB_PROT_TCQ = (1 << 1),
231 PRB_PROT_NCQ = (1 << 2),
232 PRB_PROT_READ = (1 << 3),
233 PRB_PROT_WRITE = (1 << 4),
234 PRB_PROT_TRANSPARENT = (1 << 5),
235
Tejun Heoedb33662005-07-28 10:36:22 +0900236 /*
237 * Other constants
238 */
239 SGE_TRM = (1 << 31), /* Last SGE in chain */
Tejun Heod10cb352005-11-16 16:56:49 +0900240 SGE_LNK = (1 << 30), /* linked list
241 Points to SGT, not SGE */
242 SGE_DRD = (1 << 29), /* discard data read (/dev/null)
243 data address ignored */
Tejun Heoedb33662005-07-28 10:36:22 +0900244
Tejun Heoaee10a02006-05-15 21:03:56 +0900245 SIL24_MAX_CMDS = 31,
246
Tejun Heoedb33662005-07-28 10:36:22 +0900247 /* board id */
248 BID_SIL3124 = 0,
249 BID_SIL3132 = 1,
Tejun Heo042c21f2005-10-09 09:35:46 -0400250 BID_SIL3131 = 2,
Tejun Heoedb33662005-07-28 10:36:22 +0900251
Tejun Heo9466d852006-04-11 22:32:18 +0900252 /* host flags */
253 SIL24_COMMON_FLAGS = ATA_FLAG_SATA | ATA_FLAG_NO_LEGACY |
Tejun Heoaee10a02006-05-15 21:03:56 +0900254 ATA_FLAG_MMIO | ATA_FLAG_PIO_DMA |
Tejun Heo854c73a2007-09-23 13:14:11 +0900255 ATA_FLAG_NCQ | ATA_FLAG_ACPI_SATA |
Tejun Heo3454dc62007-09-23 13:19:54 +0900256 ATA_FLAG_AN | ATA_FLAG_PMP,
Tejun Heo0c887582007-08-06 18:36:23 +0900257 SIL24_COMMON_LFLAGS = ATA_LFLAG_SKIP_D2H_BSY,
Tejun Heo37024e82006-04-11 22:32:19 +0900258 SIL24_FLAG_PCIX_IRQ_WOC = (1 << 24), /* IRQ loss errata on PCI-X */
Tejun Heo9466d852006-04-11 22:32:18 +0900259
Tejun Heoedb33662005-07-28 10:36:22 +0900260 IRQ_STAT_4PORTS = 0xf,
261};
262
Tejun Heo69ad1852005-11-18 14:16:45 +0900263struct sil24_ata_block {
Tejun Heoedb33662005-07-28 10:36:22 +0900264 struct sil24_prb prb;
Tejun Heo93e26182007-11-22 18:46:57 +0900265 struct sil24_sge sge[SIL24_MAX_SGE];
Tejun Heoedb33662005-07-28 10:36:22 +0900266};
267
Tejun Heo69ad1852005-11-18 14:16:45 +0900268struct sil24_atapi_block {
269 struct sil24_prb prb;
270 u8 cdb[16];
Tejun Heo93e26182007-11-22 18:46:57 +0900271 struct sil24_sge sge[SIL24_MAX_SGE];
Tejun Heo69ad1852005-11-18 14:16:45 +0900272};
273
274union sil24_cmd_block {
275 struct sil24_ata_block ata;
276 struct sil24_atapi_block atapi;
277};
278
Tejun Heo88ce7552006-05-15 20:58:32 +0900279static struct sil24_cerr_info {
280 unsigned int err_mask, action;
281 const char *desc;
282} sil24_cerr_db[] = {
Tejun Heof90f0822007-10-26 16:12:41 +0900283 [0] = { AC_ERR_DEV, 0,
Tejun Heo88ce7552006-05-15 20:58:32 +0900284 "device error" },
Tejun Heof90f0822007-10-26 16:12:41 +0900285 [PORT_CERR_DEV] = { AC_ERR_DEV, 0,
Tejun Heo88ce7552006-05-15 20:58:32 +0900286 "device error via D2H FIS" },
Tejun Heof90f0822007-10-26 16:12:41 +0900287 [PORT_CERR_SDB] = { AC_ERR_DEV, 0,
Tejun Heo88ce7552006-05-15 20:58:32 +0900288 "device error via SDB FIS" },
289 [PORT_CERR_DATA] = { AC_ERR_ATA_BUS, ATA_EH_SOFTRESET,
290 "error in data FIS" },
291 [PORT_CERR_SEND] = { AC_ERR_ATA_BUS, ATA_EH_SOFTRESET,
292 "failed to transmit command FIS" },
293 [PORT_CERR_INCONSISTENT] = { AC_ERR_HSM, ATA_EH_SOFTRESET,
294 "protocol mismatch" },
295 [PORT_CERR_DIRECTION] = { AC_ERR_HSM, ATA_EH_SOFTRESET,
296 "data directon mismatch" },
297 [PORT_CERR_UNDERRUN] = { AC_ERR_HSM, ATA_EH_SOFTRESET,
298 "ran out of SGEs while writing" },
299 [PORT_CERR_OVERRUN] = { AC_ERR_HSM, ATA_EH_SOFTRESET,
300 "ran out of SGEs while reading" },
301 [PORT_CERR_PKT_PROT] = { AC_ERR_HSM, ATA_EH_SOFTRESET,
302 "invalid data directon for ATAPI CDB" },
303 [PORT_CERR_SGT_BOUNDARY] = { AC_ERR_SYSTEM, ATA_EH_SOFTRESET,
Tejun Heo7293fa82008-01-13 13:49:22 +0900304 "SGT not on qword boundary" },
Tejun Heo88ce7552006-05-15 20:58:32 +0900305 [PORT_CERR_SGT_TGTABRT] = { AC_ERR_HOST_BUS, ATA_EH_SOFTRESET,
306 "PCI target abort while fetching SGT" },
307 [PORT_CERR_SGT_MSTABRT] = { AC_ERR_HOST_BUS, ATA_EH_SOFTRESET,
308 "PCI master abort while fetching SGT" },
309 [PORT_CERR_SGT_PCIPERR] = { AC_ERR_HOST_BUS, ATA_EH_SOFTRESET,
310 "PCI parity error while fetching SGT" },
311 [PORT_CERR_CMD_BOUNDARY] = { AC_ERR_SYSTEM, ATA_EH_SOFTRESET,
312 "PRB not on qword boundary" },
313 [PORT_CERR_CMD_TGTABRT] = { AC_ERR_HOST_BUS, ATA_EH_SOFTRESET,
314 "PCI target abort while fetching PRB" },
315 [PORT_CERR_CMD_MSTABRT] = { AC_ERR_HOST_BUS, ATA_EH_SOFTRESET,
316 "PCI master abort while fetching PRB" },
317 [PORT_CERR_CMD_PCIPERR] = { AC_ERR_HOST_BUS, ATA_EH_SOFTRESET,
318 "PCI parity error while fetching PRB" },
319 [PORT_CERR_XFR_UNDEF] = { AC_ERR_HOST_BUS, ATA_EH_SOFTRESET,
320 "undefined error while transferring data" },
321 [PORT_CERR_XFR_TGTABRT] = { AC_ERR_HOST_BUS, ATA_EH_SOFTRESET,
322 "PCI target abort while transferring data" },
323 [PORT_CERR_XFR_MSTABRT] = { AC_ERR_HOST_BUS, ATA_EH_SOFTRESET,
324 "PCI master abort while transferring data" },
325 [PORT_CERR_XFR_PCIPERR] = { AC_ERR_HOST_BUS, ATA_EH_SOFTRESET,
326 "PCI parity error while transferring data" },
327 [PORT_CERR_SENDSERVICE] = { AC_ERR_HSM, ATA_EH_SOFTRESET,
328 "FIS received while sending service FIS" },
329};
330
Tejun Heoedb33662005-07-28 10:36:22 +0900331/*
332 * ap->private_data
333 *
334 * The preview driver always returned 0 for status. We emulate it
335 * here from the previous interrupt.
336 */
337struct sil24_port_priv {
Tejun Heo69ad1852005-11-18 14:16:45 +0900338 union sil24_cmd_block *cmd_block; /* 32 cmd blocks */
Tejun Heoedb33662005-07-28 10:36:22 +0900339 dma_addr_t cmd_block_dma; /* DMA base addr for them */
Tejun Heo6a575fa2005-10-06 11:43:39 +0900340 struct ata_taskfile tf; /* Cached taskfile registers */
Tejun Heo23818032007-09-23 13:19:54 +0900341 int do_port_rst;
Tejun Heoedb33662005-07-28 10:36:22 +0900342};
343
Alancd0d3bb2007-03-02 00:56:15 +0000344static void sil24_dev_config(struct ata_device *dev);
Tejun Heoedb33662005-07-28 10:36:22 +0900345static u8 sil24_check_status(struct ata_port *ap);
Tejun Heoda3dbb12007-07-16 14:29:40 +0900346static int sil24_scr_read(struct ata_port *ap, unsigned sc_reg, u32 *val);
347static int sil24_scr_write(struct ata_port *ap, unsigned sc_reg, u32 val);
Tejun Heo7f726d12005-10-07 01:43:19 +0900348static void sil24_tf_read(struct ata_port *ap, struct ata_taskfile *tf);
Tejun Heo3454dc62007-09-23 13:19:54 +0900349static int sil24_qc_defer(struct ata_queued_cmd *qc);
Tejun Heoedb33662005-07-28 10:36:22 +0900350static void sil24_qc_prep(struct ata_queued_cmd *qc);
Tejun Heo9a3d9eb2006-01-23 13:09:36 +0900351static unsigned int sil24_qc_issue(struct ata_queued_cmd *qc);
Tejun Heoedb33662005-07-28 10:36:22 +0900352static void sil24_irq_clear(struct ata_port *ap);
Tejun Heo3454dc62007-09-23 13:19:54 +0900353static void sil24_pmp_attach(struct ata_port *ap);
354static void sil24_pmp_detach(struct ata_port *ap);
Tejun Heo88ce7552006-05-15 20:58:32 +0900355static void sil24_freeze(struct ata_port *ap);
356static void sil24_thaw(struct ata_port *ap);
357static void sil24_error_handler(struct ata_port *ap);
358static void sil24_post_internal_cmd(struct ata_queued_cmd *qc);
Tejun Heoedb33662005-07-28 10:36:22 +0900359static int sil24_port_start(struct ata_port *ap);
Tejun Heoedb33662005-07-28 10:36:22 +0900360static int sil24_init_one(struct pci_dev *pdev, const struct pci_device_id *ent);
Alexey Dobriyan281d4262006-08-14 22:49:30 -0700361#ifdef CONFIG_PM
Tejun Heod2298dc2006-07-03 16:07:27 +0900362static int sil24_pci_device_resume(struct pci_dev *pdev);
Tejun Heo3454dc62007-09-23 13:19:54 +0900363static int sil24_port_resume(struct ata_port *ap);
Alexey Dobriyan281d4262006-08-14 22:49:30 -0700364#endif
Tejun Heoedb33662005-07-28 10:36:22 +0900365
Jeff Garzik3b7d6972005-11-10 11:04:11 -0500366static const struct pci_device_id sil24_pci_tbl[] = {
Jeff Garzik54bb3a942006-09-27 22:20:11 -0400367 { PCI_VDEVICE(CMD, 0x3124), BID_SIL3124 },
368 { PCI_VDEVICE(INTEL, 0x3124), BID_SIL3124 },
369 { PCI_VDEVICE(CMD, 0x3132), BID_SIL3132 },
Jamie Clark722d67b2007-03-13 12:48:00 +0800370 { PCI_VDEVICE(CMD, 0x0242), BID_SIL3132 },
Jeff Garzik54bb3a942006-09-27 22:20:11 -0400371 { PCI_VDEVICE(CMD, 0x3131), BID_SIL3131 },
372 { PCI_VDEVICE(CMD, 0x3531), BID_SIL3131 },
373
Tejun Heo1fcce8392005-10-09 09:31:33 -0400374 { } /* terminate list */
Tejun Heoedb33662005-07-28 10:36:22 +0900375};
376
377static struct pci_driver sil24_pci_driver = {
378 .name = DRV_NAME,
379 .id_table = sil24_pci_tbl,
380 .probe = sil24_init_one,
Tejun Heo24dc5f32007-01-20 16:00:28 +0900381 .remove = ata_pci_remove_one,
Alexey Dobriyan281d4262006-08-14 22:49:30 -0700382#ifdef CONFIG_PM
Tejun Heod2298dc2006-07-03 16:07:27 +0900383 .suspend = ata_pci_device_suspend,
384 .resume = sil24_pci_device_resume,
Alexey Dobriyan281d4262006-08-14 22:49:30 -0700385#endif
Tejun Heoedb33662005-07-28 10:36:22 +0900386};
387
Jeff Garzik193515d2005-11-07 00:59:37 -0500388static struct scsi_host_template sil24_sht = {
Tejun Heoedb33662005-07-28 10:36:22 +0900389 .module = THIS_MODULE,
390 .name = DRV_NAME,
391 .ioctl = ata_scsi_ioctl,
392 .queuecommand = ata_scsi_queuecmd,
Tejun Heoaee10a02006-05-15 21:03:56 +0900393 .change_queue_depth = ata_scsi_change_queue_depth,
394 .can_queue = SIL24_MAX_CMDS,
Tejun Heoedb33662005-07-28 10:36:22 +0900395 .this_id = ATA_SHT_THIS_ID,
Tejun Heo93e26182007-11-22 18:46:57 +0900396 .sg_tablesize = SIL24_MAX_SGE,
Tejun Heoedb33662005-07-28 10:36:22 +0900397 .cmd_per_lun = ATA_SHT_CMD_PER_LUN,
398 .emulated = ATA_SHT_EMULATED,
399 .use_clustering = ATA_SHT_USE_CLUSTERING,
400 .proc_name = DRV_NAME,
401 .dma_boundary = ATA_DMA_BOUNDARY,
402 .slave_configure = ata_scsi_slave_config,
Tejun Heoccf68c32006-05-31 18:28:09 +0900403 .slave_destroy = ata_scsi_slave_destroy,
Tejun Heoedb33662005-07-28 10:36:22 +0900404 .bios_param = ata_std_bios_param,
Tejun Heoedb33662005-07-28 10:36:22 +0900405};
406
Jeff Garzik057ace52005-10-22 14:27:05 -0400407static const struct ata_port_operations sil24_ops = {
Tejun Heo69ad1852005-11-18 14:16:45 +0900408 .dev_config = sil24_dev_config,
409
Tejun Heoedb33662005-07-28 10:36:22 +0900410 .check_status = sil24_check_status,
411 .check_altstatus = sil24_check_status,
Tejun Heoedb33662005-07-28 10:36:22 +0900412 .dev_select = ata_noop_dev_select,
413
Tejun Heo7f726d12005-10-07 01:43:19 +0900414 .tf_read = sil24_tf_read,
415
Tejun Heo3454dc62007-09-23 13:19:54 +0900416 .qc_defer = sil24_qc_defer,
Tejun Heoedb33662005-07-28 10:36:22 +0900417 .qc_prep = sil24_qc_prep,
418 .qc_issue = sil24_qc_issue,
419
Tejun Heoedb33662005-07-28 10:36:22 +0900420 .irq_clear = sil24_irq_clear,
421
422 .scr_read = sil24_scr_read,
423 .scr_write = sil24_scr_write,
424
Tejun Heo3454dc62007-09-23 13:19:54 +0900425 .pmp_attach = sil24_pmp_attach,
426 .pmp_detach = sil24_pmp_detach,
Tejun Heo3454dc62007-09-23 13:19:54 +0900427
Tejun Heo88ce7552006-05-15 20:58:32 +0900428 .freeze = sil24_freeze,
429 .thaw = sil24_thaw,
430 .error_handler = sil24_error_handler,
431 .post_internal_cmd = sil24_post_internal_cmd,
432
Tejun Heoedb33662005-07-28 10:36:22 +0900433 .port_start = sil24_port_start,
Tejun Heo3454dc62007-09-23 13:19:54 +0900434
435#ifdef CONFIG_PM
436 .port_resume = sil24_port_resume,
437#endif
Tejun Heoedb33662005-07-28 10:36:22 +0900438};
439
Tejun Heo042c21f2005-10-09 09:35:46 -0400440/*
Jeff Garzikcca39742006-08-24 03:19:22 -0400441 * Use bits 30-31 of port_flags to encode available port numbers.
Tejun Heo042c21f2005-10-09 09:35:46 -0400442 * Current maxium is 4.
443 */
444#define SIL24_NPORTS2FLAG(nports) ((((unsigned)(nports) - 1) & 0x3) << 30)
445#define SIL24_FLAG2NPORTS(flag) ((((flag) >> 30) & 0x3) + 1)
446
Tejun Heo4447d352007-04-17 23:44:08 +0900447static const struct ata_port_info sil24_port_info[] = {
Tejun Heoedb33662005-07-28 10:36:22 +0900448 /* sil_3124 */
449 {
Jeff Garzikcca39742006-08-24 03:19:22 -0400450 .flags = SIL24_COMMON_FLAGS | SIL24_NPORTS2FLAG(4) |
Tejun Heo37024e82006-04-11 22:32:19 +0900451 SIL24_FLAG_PCIX_IRQ_WOC,
Tejun Heo0c887582007-08-06 18:36:23 +0900452 .link_flags = SIL24_COMMON_LFLAGS,
Tejun Heoedb33662005-07-28 10:36:22 +0900453 .pio_mask = 0x1f, /* pio0-4 */
454 .mwdma_mask = 0x07, /* mwdma0-2 */
Jeff Garzikbf6263a2007-07-09 12:16:50 -0400455 .udma_mask = ATA_UDMA5, /* udma0-5 */
Tejun Heoedb33662005-07-28 10:36:22 +0900456 .port_ops = &sil24_ops,
457 },
Jeff Garzik2e9edbf2006-03-24 09:56:57 -0500458 /* sil_3132 */
Tejun Heoedb33662005-07-28 10:36:22 +0900459 {
Jeff Garzikcca39742006-08-24 03:19:22 -0400460 .flags = SIL24_COMMON_FLAGS | SIL24_NPORTS2FLAG(2),
Tejun Heo0c887582007-08-06 18:36:23 +0900461 .link_flags = SIL24_COMMON_LFLAGS,
Tejun Heo042c21f2005-10-09 09:35:46 -0400462 .pio_mask = 0x1f, /* pio0-4 */
463 .mwdma_mask = 0x07, /* mwdma0-2 */
Jeff Garzikbf6263a2007-07-09 12:16:50 -0400464 .udma_mask = ATA_UDMA5, /* udma0-5 */
Tejun Heo042c21f2005-10-09 09:35:46 -0400465 .port_ops = &sil24_ops,
466 },
467 /* sil_3131/sil_3531 */
468 {
Jeff Garzikcca39742006-08-24 03:19:22 -0400469 .flags = SIL24_COMMON_FLAGS | SIL24_NPORTS2FLAG(1),
Tejun Heo0c887582007-08-06 18:36:23 +0900470 .link_flags = SIL24_COMMON_LFLAGS,
Tejun Heoedb33662005-07-28 10:36:22 +0900471 .pio_mask = 0x1f, /* pio0-4 */
472 .mwdma_mask = 0x07, /* mwdma0-2 */
Jeff Garzikbf6263a2007-07-09 12:16:50 -0400473 .udma_mask = ATA_UDMA5, /* udma0-5 */
Tejun Heoedb33662005-07-28 10:36:22 +0900474 .port_ops = &sil24_ops,
475 },
476};
477
Tejun Heoaee10a02006-05-15 21:03:56 +0900478static int sil24_tag(int tag)
479{
480 if (unlikely(ata_tag_internal(tag)))
481 return 0;
482 return tag;
483}
484
Alancd0d3bb2007-03-02 00:56:15 +0000485static void sil24_dev_config(struct ata_device *dev)
Tejun Heo69ad1852005-11-18 14:16:45 +0900486{
Tejun Heo9af5c9c2007-08-06 18:36:22 +0900487 void __iomem *port = dev->link->ap->ioaddr.cmd_addr;
Tejun Heo69ad1852005-11-18 14:16:45 +0900488
Tejun Heo6e7846e2006-02-12 23:32:58 +0900489 if (dev->cdb_len == 16)
Tejun Heo69ad1852005-11-18 14:16:45 +0900490 writel(PORT_CS_CDB16, port + PORT_CTRL_STAT);
491 else
492 writel(PORT_CS_CDB16, port + PORT_CTRL_CLR);
493}
494
Tejun Heoe59f0da2007-07-16 14:29:39 +0900495static void sil24_read_tf(struct ata_port *ap, int tag, struct ata_taskfile *tf)
Tejun Heo6a575fa2005-10-06 11:43:39 +0900496{
Tejun Heo0d5ff562007-02-01 15:06:36 +0900497 void __iomem *port = ap->ioaddr.cmd_addr;
Tejun Heoe59f0da2007-07-16 14:29:39 +0900498 struct sil24_prb __iomem *prb;
Al Viro4b4a5ea2005-10-29 06:38:44 +0100499 u8 fis[6 * 4];
Tejun Heo6a575fa2005-10-06 11:43:39 +0900500
Tejun Heoe59f0da2007-07-16 14:29:39 +0900501 prb = port + PORT_LRAM + sil24_tag(tag) * PORT_LRAM_SLOT_SZ;
502 memcpy_fromio(fis, prb->fis, sizeof(fis));
503 ata_tf_from_fis(fis, tf);
Tejun Heo6a575fa2005-10-06 11:43:39 +0900504}
505
Tejun Heoedb33662005-07-28 10:36:22 +0900506static u8 sil24_check_status(struct ata_port *ap)
507{
Tejun Heo6a575fa2005-10-06 11:43:39 +0900508 struct sil24_port_priv *pp = ap->private_data;
509 return pp->tf.command;
Tejun Heoedb33662005-07-28 10:36:22 +0900510}
511
Tejun Heoedb33662005-07-28 10:36:22 +0900512static int sil24_scr_map[] = {
513 [SCR_CONTROL] = 0,
514 [SCR_STATUS] = 1,
515 [SCR_ERROR] = 2,
516 [SCR_ACTIVE] = 3,
517};
518
Tejun Heoda3dbb12007-07-16 14:29:40 +0900519static int sil24_scr_read(struct ata_port *ap, unsigned sc_reg, u32 *val)
Tejun Heoedb33662005-07-28 10:36:22 +0900520{
Tejun Heo0d5ff562007-02-01 15:06:36 +0900521 void __iomem *scr_addr = ap->ioaddr.scr_addr;
Tejun Heoda3dbb12007-07-16 14:29:40 +0900522
Tejun Heoedb33662005-07-28 10:36:22 +0900523 if (sc_reg < ARRAY_SIZE(sil24_scr_map)) {
Al Viro4b4a5ea2005-10-29 06:38:44 +0100524 void __iomem *addr;
Tejun Heoedb33662005-07-28 10:36:22 +0900525 addr = scr_addr + sil24_scr_map[sc_reg] * 4;
Tejun Heoda3dbb12007-07-16 14:29:40 +0900526 *val = readl(scr_addr + sil24_scr_map[sc_reg] * 4);
527 return 0;
Tejun Heoedb33662005-07-28 10:36:22 +0900528 }
Tejun Heoda3dbb12007-07-16 14:29:40 +0900529 return -EINVAL;
Tejun Heoedb33662005-07-28 10:36:22 +0900530}
531
Tejun Heoda3dbb12007-07-16 14:29:40 +0900532static int sil24_scr_write(struct ata_port *ap, unsigned sc_reg, u32 val)
Tejun Heoedb33662005-07-28 10:36:22 +0900533{
Tejun Heo0d5ff562007-02-01 15:06:36 +0900534 void __iomem *scr_addr = ap->ioaddr.scr_addr;
Tejun Heoda3dbb12007-07-16 14:29:40 +0900535
Tejun Heoedb33662005-07-28 10:36:22 +0900536 if (sc_reg < ARRAY_SIZE(sil24_scr_map)) {
Al Viro4b4a5ea2005-10-29 06:38:44 +0100537 void __iomem *addr;
Tejun Heoedb33662005-07-28 10:36:22 +0900538 addr = scr_addr + sil24_scr_map[sc_reg] * 4;
539 writel(val, scr_addr + sil24_scr_map[sc_reg] * 4);
Tejun Heoda3dbb12007-07-16 14:29:40 +0900540 return 0;
Tejun Heoedb33662005-07-28 10:36:22 +0900541 }
Tejun Heoda3dbb12007-07-16 14:29:40 +0900542 return -EINVAL;
Tejun Heoedb33662005-07-28 10:36:22 +0900543}
544
Tejun Heo7f726d12005-10-07 01:43:19 +0900545static void sil24_tf_read(struct ata_port *ap, struct ata_taskfile *tf)
546{
547 struct sil24_port_priv *pp = ap->private_data;
548 *tf = pp->tf;
549}
550
Tejun Heo23818032007-09-23 13:19:54 +0900551static void sil24_config_port(struct ata_port *ap)
552{
553 void __iomem *port = ap->ioaddr.cmd_addr;
554
555 /* configure IRQ WoC */
556 if (ap->flags & SIL24_FLAG_PCIX_IRQ_WOC)
557 writel(PORT_CS_IRQ_WOC, port + PORT_CTRL_STAT);
558 else
559 writel(PORT_CS_IRQ_WOC, port + PORT_CTRL_CLR);
560
561 /* zero error counters. */
562 writel(0x8000, port + PORT_DECODE_ERR_THRESH);
563 writel(0x8000, port + PORT_CRC_ERR_THRESH);
564 writel(0x8000, port + PORT_HSHK_ERR_THRESH);
565 writel(0x0000, port + PORT_DECODE_ERR_CNT);
566 writel(0x0000, port + PORT_CRC_ERR_CNT);
567 writel(0x0000, port + PORT_HSHK_ERR_CNT);
568
569 /* always use 64bit activation */
570 writel(PORT_CS_32BIT_ACTV, port + PORT_CTRL_CLR);
571
572 /* clear port multiplier enable and resume bits */
573 writel(PORT_CS_PMP_EN | PORT_CS_PMP_RESUME, port + PORT_CTRL_CLR);
574}
575
Tejun Heo3454dc62007-09-23 13:19:54 +0900576static void sil24_config_pmp(struct ata_port *ap, int attached)
577{
578 void __iomem *port = ap->ioaddr.cmd_addr;
579
580 if (attached)
581 writel(PORT_CS_PMP_EN, port + PORT_CTRL_STAT);
582 else
583 writel(PORT_CS_PMP_EN, port + PORT_CTRL_CLR);
584}
585
586static void sil24_clear_pmp(struct ata_port *ap)
587{
588 void __iomem *port = ap->ioaddr.cmd_addr;
589 int i;
590
591 writel(PORT_CS_PMP_RESUME, port + PORT_CTRL_CLR);
592
593 for (i = 0; i < SATA_PMP_MAX_PORTS; i++) {
594 void __iomem *pmp_base = port + PORT_PMP + i * PORT_PMP_SIZE;
595
596 writel(0, pmp_base + PORT_PMP_STATUS);
597 writel(0, pmp_base + PORT_PMP_QACTIVE);
598 }
599}
600
Tejun Heob5bc4212006-04-11 22:32:19 +0900601static int sil24_init_port(struct ata_port *ap)
602{
Tejun Heo0d5ff562007-02-01 15:06:36 +0900603 void __iomem *port = ap->ioaddr.cmd_addr;
Tejun Heo23818032007-09-23 13:19:54 +0900604 struct sil24_port_priv *pp = ap->private_data;
Tejun Heob5bc4212006-04-11 22:32:19 +0900605 u32 tmp;
606
Tejun Heo3454dc62007-09-23 13:19:54 +0900607 /* clear PMP error status */
608 if (ap->nr_pmp_links)
609 sil24_clear_pmp(ap);
610
Tejun Heob5bc4212006-04-11 22:32:19 +0900611 writel(PORT_CS_INIT, port + PORT_CTRL_STAT);
612 ata_wait_register(port + PORT_CTRL_STAT,
613 PORT_CS_INIT, PORT_CS_INIT, 10, 100);
614 tmp = ata_wait_register(port + PORT_CTRL_STAT,
615 PORT_CS_RDY, 0, 10, 100);
616
Tejun Heo23818032007-09-23 13:19:54 +0900617 if ((tmp & (PORT_CS_INIT | PORT_CS_RDY)) != PORT_CS_RDY) {
618 pp->do_port_rst = 1;
619 ap->link.eh_context.i.action |= ATA_EH_HARDRESET;
Tejun Heob5bc4212006-04-11 22:32:19 +0900620 return -EIO;
Tejun Heo23818032007-09-23 13:19:54 +0900621 }
622
Tejun Heob5bc4212006-04-11 22:32:19 +0900623 return 0;
624}
625
Tejun Heo37b99cb2007-07-16 14:29:39 +0900626static int sil24_exec_polled_cmd(struct ata_port *ap, int pmp,
627 const struct ata_taskfile *tf,
628 int is_cmd, u32 ctrl,
629 unsigned long timeout_msec)
Tejun Heoca451602005-11-18 14:14:01 +0900630{
Tejun Heo0d5ff562007-02-01 15:06:36 +0900631 void __iomem *port = ap->ioaddr.cmd_addr;
Tejun Heoca451602005-11-18 14:14:01 +0900632 struct sil24_port_priv *pp = ap->private_data;
Tejun Heo69ad1852005-11-18 14:16:45 +0900633 struct sil24_prb *prb = &pp->cmd_block[0].ata.prb;
Tejun Heoca451602005-11-18 14:14:01 +0900634 dma_addr_t paddr = pp->cmd_block_dma;
Tejun Heo37b99cb2007-07-16 14:29:39 +0900635 u32 irq_enabled, irq_mask, irq_stat;
636 int rc;
637
638 prb->ctrl = cpu_to_le16(ctrl);
639 ata_tf_to_fis(tf, pmp, is_cmd, prb->fis);
640
641 /* temporarily plug completion and error interrupts */
642 irq_enabled = readl(port + PORT_IRQ_ENABLE_SET);
643 writel(PORT_IRQ_COMPLETE | PORT_IRQ_ERROR, port + PORT_IRQ_ENABLE_CLR);
644
645 writel((u32)paddr, port + PORT_CMD_ACTIVATE);
646 writel((u64)paddr >> 32, port + PORT_CMD_ACTIVATE + 4);
647
648 irq_mask = (PORT_IRQ_COMPLETE | PORT_IRQ_ERROR) << PORT_IRQ_RAW_SHIFT;
649 irq_stat = ata_wait_register(port + PORT_IRQ_STAT, irq_mask, 0x0,
650 10, timeout_msec);
651
652 writel(irq_mask, port + PORT_IRQ_STAT); /* clear IRQs */
653 irq_stat >>= PORT_IRQ_RAW_SHIFT;
654
655 if (irq_stat & PORT_IRQ_COMPLETE)
656 rc = 0;
657 else {
658 /* force port into known state */
659 sil24_init_port(ap);
660
661 if (irq_stat & PORT_IRQ_ERROR)
662 rc = -EIO;
663 else
664 rc = -EBUSY;
665 }
666
667 /* restore IRQ enabled */
668 writel(irq_enabled, port + PORT_IRQ_ENABLE_SET);
669
670 return rc;
671}
672
Tejun Heocc0680a2007-08-06 18:36:23 +0900673static int sil24_do_softreset(struct ata_link *link, unsigned int *class,
Tejun Heo975530e2007-07-16 14:29:39 +0900674 int pmp, unsigned long deadline)
Tejun Heo37b99cb2007-07-16 14:29:39 +0900675{
Tejun Heocc0680a2007-08-06 18:36:23 +0900676 struct ata_port *ap = link->ap;
Tejun Heo37b99cb2007-07-16 14:29:39 +0900677 unsigned long timeout_msec = 0;
Tejun Heoe59f0da2007-07-16 14:29:39 +0900678 struct ata_taskfile tf;
Tejun Heo643be972006-04-11 22:22:29 +0900679 const char *reason;
Tejun Heo37b99cb2007-07-16 14:29:39 +0900680 int rc;
Tejun Heoca451602005-11-18 14:14:01 +0900681
Tejun Heo07b73472006-02-10 23:58:48 +0900682 DPRINTK("ENTER\n");
683
Tejun Heocc0680a2007-08-06 18:36:23 +0900684 if (ata_link_offline(link)) {
Tejun Heo10d996a2006-03-11 11:42:34 +0900685 DPRINTK("PHY reports no device\n");
686 *class = ATA_DEV_NONE;
687 goto out;
688 }
689
Tejun Heo2555d6c2006-04-11 22:32:19 +0900690 /* put the port into known state */
691 if (sil24_init_port(ap)) {
Jeff Garzik5796d1c2007-10-26 00:03:37 -0400692 reason = "port not ready";
Tejun Heo2555d6c2006-04-11 22:32:19 +0900693 goto err;
694 }
695
Tejun Heo0eaa6052006-04-11 22:32:19 +0900696 /* do SRST */
Tejun Heo37b99cb2007-07-16 14:29:39 +0900697 if (time_after(deadline, jiffies))
698 timeout_msec = jiffies_to_msecs(deadline - jiffies);
Tejun Heoca451602005-11-18 14:14:01 +0900699
Tejun Heocc0680a2007-08-06 18:36:23 +0900700 ata_tf_init(link->device, &tf); /* doesn't really matter */
Tejun Heo975530e2007-07-16 14:29:39 +0900701 rc = sil24_exec_polled_cmd(ap, pmp, &tf, 0, PRB_CTRL_SRST,
702 timeout_msec);
Tejun Heo37b99cb2007-07-16 14:29:39 +0900703 if (rc == -EBUSY) {
704 reason = "timeout";
705 goto err;
706 } else if (rc) {
707 reason = "SRST command error";
Tejun Heo643be972006-04-11 22:22:29 +0900708 goto err;
Tejun Heo07b73472006-02-10 23:58:48 +0900709 }
Tejun Heo10d996a2006-03-11 11:42:34 +0900710
Tejun Heoe59f0da2007-07-16 14:29:39 +0900711 sil24_read_tf(ap, 0, &tf);
712 *class = ata_dev_classify(&tf);
Tejun Heo10d996a2006-03-11 11:42:34 +0900713
Tejun Heo07b73472006-02-10 23:58:48 +0900714 if (*class == ATA_DEV_UNKNOWN)
715 *class = ATA_DEV_NONE;
716
Tejun Heo10d996a2006-03-11 11:42:34 +0900717 out:
Tejun Heo07b73472006-02-10 23:58:48 +0900718 DPRINTK("EXIT, class=%u\n", *class);
Tejun Heoca451602005-11-18 14:14:01 +0900719 return 0;
Tejun Heo643be972006-04-11 22:22:29 +0900720
721 err:
Tejun Heocc0680a2007-08-06 18:36:23 +0900722 ata_link_printk(link, KERN_ERR, "softreset failed (%s)\n", reason);
Tejun Heo643be972006-04-11 22:22:29 +0900723 return -EIO;
Tejun Heoca451602005-11-18 14:14:01 +0900724}
725
Tejun Heocc0680a2007-08-06 18:36:23 +0900726static int sil24_softreset(struct ata_link *link, unsigned int *class,
Tejun Heo975530e2007-07-16 14:29:39 +0900727 unsigned long deadline)
728{
Tejun Heo3454dc62007-09-23 13:19:54 +0900729 return sil24_do_softreset(link, class, SATA_PMP_CTRL_PORT, deadline);
Tejun Heo975530e2007-07-16 14:29:39 +0900730}
731
Tejun Heocc0680a2007-08-06 18:36:23 +0900732static int sil24_hardreset(struct ata_link *link, unsigned int *class,
Tejun Heod4b2bab2007-02-02 16:50:52 +0900733 unsigned long deadline)
Tejun Heo489ff4c2006-02-10 23:58:48 +0900734{
Tejun Heocc0680a2007-08-06 18:36:23 +0900735 struct ata_port *ap = link->ap;
Tejun Heo0d5ff562007-02-01 15:06:36 +0900736 void __iomem *port = ap->ioaddr.cmd_addr;
Tejun Heo23818032007-09-23 13:19:54 +0900737 struct sil24_port_priv *pp = ap->private_data;
738 int did_port_rst = 0;
Tejun Heoecc2e2b2006-04-11 22:32:19 +0900739 const char *reason;
Tejun Heoe8e008e2006-05-31 18:27:59 +0900740 int tout_msec, rc;
Tejun Heoecc2e2b2006-04-11 22:32:19 +0900741 u32 tmp;
Tejun Heo489ff4c2006-02-10 23:58:48 +0900742
Tejun Heo23818032007-09-23 13:19:54 +0900743 retry:
744 /* Sometimes, DEV_RST is not enough to recover the controller.
745 * This happens often after PM DMA CS errata.
746 */
747 if (pp->do_port_rst) {
748 ata_port_printk(ap, KERN_WARNING, "controller in dubious "
749 "state, performing PORT_RST\n");
750
751 writel(PORT_CS_PORT_RST, port + PORT_CTRL_STAT);
752 msleep(10);
753 writel(PORT_CS_PORT_RST, port + PORT_CTRL_CLR);
754 ata_wait_register(port + PORT_CTRL_STAT, PORT_CS_RDY, 0,
755 10, 5000);
756
757 /* restore port configuration */
758 sil24_config_port(ap);
759 sil24_config_pmp(ap, ap->nr_pmp_links);
760
761 pp->do_port_rst = 0;
762 did_port_rst = 1;
763 }
764
Tejun Heoecc2e2b2006-04-11 22:32:19 +0900765 /* sil24 does the right thing(tm) without any protection */
Tejun Heocc0680a2007-08-06 18:36:23 +0900766 sata_set_spd(link);
Tejun Heoecc2e2b2006-04-11 22:32:19 +0900767
768 tout_msec = 100;
Tejun Heocc0680a2007-08-06 18:36:23 +0900769 if (ata_link_online(link))
Tejun Heoecc2e2b2006-04-11 22:32:19 +0900770 tout_msec = 5000;
771
772 writel(PORT_CS_DEV_RST, port + PORT_CTRL_STAT);
773 tmp = ata_wait_register(port + PORT_CTRL_STAT,
Jeff Garzik5796d1c2007-10-26 00:03:37 -0400774 PORT_CS_DEV_RST, PORT_CS_DEV_RST, 10,
775 tout_msec);
Tejun Heoecc2e2b2006-04-11 22:32:19 +0900776
Tejun Heoe8e008e2006-05-31 18:27:59 +0900777 /* SStatus oscillates between zero and valid status after
778 * DEV_RST, debounce it.
Tejun Heoecc2e2b2006-04-11 22:32:19 +0900779 */
Tejun Heocc0680a2007-08-06 18:36:23 +0900780 rc = sata_link_debounce(link, sata_deb_timing_long, deadline);
Tejun Heoe8e008e2006-05-31 18:27:59 +0900781 if (rc) {
782 reason = "PHY debouncing failed";
783 goto err;
784 }
Tejun Heoecc2e2b2006-04-11 22:32:19 +0900785
786 if (tmp & PORT_CS_DEV_RST) {
Tejun Heocc0680a2007-08-06 18:36:23 +0900787 if (ata_link_offline(link))
Tejun Heoecc2e2b2006-04-11 22:32:19 +0900788 return 0;
789 reason = "link not ready";
790 goto err;
791 }
792
Tejun Heoe8e008e2006-05-31 18:27:59 +0900793 /* Sil24 doesn't store signature FIS after hardreset, so we
794 * can't wait for BSY to clear. Some devices take a long time
795 * to get ready and those devices will choke if we don't wait
796 * for BSY clearance here. Tell libata to perform follow-up
797 * softreset.
Tejun Heoecc2e2b2006-04-11 22:32:19 +0900798 */
Tejun Heoe8e008e2006-05-31 18:27:59 +0900799 return -EAGAIN;
Tejun Heoecc2e2b2006-04-11 22:32:19 +0900800
801 err:
Tejun Heo23818032007-09-23 13:19:54 +0900802 if (!did_port_rst) {
803 pp->do_port_rst = 1;
804 goto retry;
805 }
806
Tejun Heocc0680a2007-08-06 18:36:23 +0900807 ata_link_printk(link, KERN_ERR, "hardreset failed (%s)\n", reason);
Tejun Heoecc2e2b2006-04-11 22:32:19 +0900808 return -EIO;
Tejun Heo489ff4c2006-02-10 23:58:48 +0900809}
810
Tejun Heoedb33662005-07-28 10:36:22 +0900811static inline void sil24_fill_sg(struct ata_queued_cmd *qc,
Tejun Heo69ad1852005-11-18 14:16:45 +0900812 struct sil24_sge *sge)
Tejun Heoedb33662005-07-28 10:36:22 +0900813{
Jeff Garzik972c26b2005-10-18 22:14:54 -0400814 struct scatterlist *sg;
Jeff Garzik3be6cbd2007-10-18 16:21:18 -0400815 struct sil24_sge *last_sge = NULL;
Tejun Heoedb33662005-07-28 10:36:22 +0900816
Jeff Garzik972c26b2005-10-18 22:14:54 -0400817 ata_for_each_sg(sg, qc) {
Tejun Heoedb33662005-07-28 10:36:22 +0900818 sge->addr = cpu_to_le64(sg_dma_address(sg));
819 sge->cnt = cpu_to_le32(sg_dma_len(sg));
Jeff Garzik3be6cbd2007-10-18 16:21:18 -0400820 sge->flags = 0;
821
822 last_sge = sge;
Jeff Garzik972c26b2005-10-18 22:14:54 -0400823 sge++;
Tejun Heoedb33662005-07-28 10:36:22 +0900824 }
Jeff Garzik3be6cbd2007-10-18 16:21:18 -0400825
826 if (likely(last_sge))
827 last_sge->flags = cpu_to_le32(SGE_TRM);
Tejun Heoedb33662005-07-28 10:36:22 +0900828}
829
Tejun Heo3454dc62007-09-23 13:19:54 +0900830static int sil24_qc_defer(struct ata_queued_cmd *qc)
831{
832 struct ata_link *link = qc->dev->link;
833 struct ata_port *ap = link->ap;
834 u8 prot = qc->tf.protocol;
Tejun Heo3454dc62007-09-23 13:19:54 +0900835
Gwendal Grignou13cc5462008-01-10 15:47:56 +0900836 /*
837 * There is a bug in the chip:
838 * Port LRAM Causes the PRB/SGT Data to be Corrupted
839 * If the host issues a read request for LRAM and SActive registers
840 * while active commands are available in the port, PRB/SGT data in
841 * the LRAM can become corrupted. This issue applies only when
842 * reading from, but not writing to, the LRAM.
843 *
844 * Therefore, reading LRAM when there is no particular error [and
845 * other commands may be outstanding] is prohibited.
846 *
847 * To avoid this bug there are two situations where a command must run
848 * exclusive of any other commands on the port:
849 *
850 * - ATAPI commands which check the sense data
851 * - Passthrough ATA commands which always have ATA_QCFLAG_RESULT_TF
852 * set.
853 *
854 */
855 int is_excl = (prot == ATA_PROT_ATAPI ||
856 prot == ATA_PROT_ATAPI_NODATA ||
857 prot == ATA_PROT_ATAPI_DMA ||
858 (qc->flags & ATA_QCFLAG_RESULT_TF));
859
Tejun Heo3454dc62007-09-23 13:19:54 +0900860 if (unlikely(ap->excl_link)) {
861 if (link == ap->excl_link) {
862 if (ap->nr_active_links)
863 return ATA_DEFER_PORT;
864 qc->flags |= ATA_QCFLAG_CLEAR_EXCL;
865 } else
866 return ATA_DEFER_PORT;
Gwendal Grignou13cc5462008-01-10 15:47:56 +0900867 } else if (unlikely(is_excl)) {
Tejun Heo3454dc62007-09-23 13:19:54 +0900868 ap->excl_link = link;
869 if (ap->nr_active_links)
870 return ATA_DEFER_PORT;
871 qc->flags |= ATA_QCFLAG_CLEAR_EXCL;
872 }
873
874 return ata_std_qc_defer(qc);
875}
876
Tejun Heoedb33662005-07-28 10:36:22 +0900877static void sil24_qc_prep(struct ata_queued_cmd *qc)
878{
879 struct ata_port *ap = qc->ap;
880 struct sil24_port_priv *pp = ap->private_data;
Tejun Heoaee10a02006-05-15 21:03:56 +0900881 union sil24_cmd_block *cb;
Tejun Heo69ad1852005-11-18 14:16:45 +0900882 struct sil24_prb *prb;
883 struct sil24_sge *sge;
Tejun Heobad28a32006-04-11 22:32:19 +0900884 u16 ctrl = 0;
Tejun Heoedb33662005-07-28 10:36:22 +0900885
Tejun Heoaee10a02006-05-15 21:03:56 +0900886 cb = &pp->cmd_block[sil24_tag(qc->tag)];
887
Tejun Heoedb33662005-07-28 10:36:22 +0900888 switch (qc->tf.protocol) {
889 case ATA_PROT_PIO:
890 case ATA_PROT_DMA:
Tejun Heoaee10a02006-05-15 21:03:56 +0900891 case ATA_PROT_NCQ:
Tejun Heoedb33662005-07-28 10:36:22 +0900892 case ATA_PROT_NODATA:
Tejun Heo69ad1852005-11-18 14:16:45 +0900893 prb = &cb->ata.prb;
894 sge = cb->ata.sge;
Tejun Heoedb33662005-07-28 10:36:22 +0900895 break;
Tejun Heo69ad1852005-11-18 14:16:45 +0900896
897 case ATA_PROT_ATAPI:
898 case ATA_PROT_ATAPI_DMA:
899 case ATA_PROT_ATAPI_NODATA:
900 prb = &cb->atapi.prb;
901 sge = cb->atapi.sge;
902 memset(cb->atapi.cdb, 0, 32);
Tejun Heo6e7846e2006-02-12 23:32:58 +0900903 memcpy(cb->atapi.cdb, qc->cdb, qc->dev->cdb_len);
Tejun Heo69ad1852005-11-18 14:16:45 +0900904
905 if (qc->tf.protocol != ATA_PROT_ATAPI_NODATA) {
906 if (qc->tf.flags & ATA_TFLAG_WRITE)
Tejun Heobad28a32006-04-11 22:32:19 +0900907 ctrl = PRB_CTRL_PACKET_WRITE;
Tejun Heo69ad1852005-11-18 14:16:45 +0900908 else
Tejun Heobad28a32006-04-11 22:32:19 +0900909 ctrl = PRB_CTRL_PACKET_READ;
910 }
Tejun Heo69ad1852005-11-18 14:16:45 +0900911 break;
912
Tejun Heoedb33662005-07-28 10:36:22 +0900913 default:
Tejun Heo69ad1852005-11-18 14:16:45 +0900914 prb = NULL; /* shut up, gcc */
915 sge = NULL;
Tejun Heoedb33662005-07-28 10:36:22 +0900916 BUG();
917 }
918
Tejun Heobad28a32006-04-11 22:32:19 +0900919 prb->ctrl = cpu_to_le16(ctrl);
Tejun Heo3454dc62007-09-23 13:19:54 +0900920 ata_tf_to_fis(&qc->tf, qc->dev->link->pmp, 1, prb->fis);
Tejun Heoedb33662005-07-28 10:36:22 +0900921
922 if (qc->flags & ATA_QCFLAG_DMAMAP)
Tejun Heo69ad1852005-11-18 14:16:45 +0900923 sil24_fill_sg(qc, sge);
Tejun Heoedb33662005-07-28 10:36:22 +0900924}
925
Tejun Heo9a3d9eb2006-01-23 13:09:36 +0900926static unsigned int sil24_qc_issue(struct ata_queued_cmd *qc)
Tejun Heoedb33662005-07-28 10:36:22 +0900927{
928 struct ata_port *ap = qc->ap;
929 struct sil24_port_priv *pp = ap->private_data;
Tejun Heo0d5ff562007-02-01 15:06:36 +0900930 void __iomem *port = ap->ioaddr.cmd_addr;
Tejun Heoaee10a02006-05-15 21:03:56 +0900931 unsigned int tag = sil24_tag(qc->tag);
932 dma_addr_t paddr;
933 void __iomem *activate;
Tejun Heoedb33662005-07-28 10:36:22 +0900934
Tejun Heoaee10a02006-05-15 21:03:56 +0900935 paddr = pp->cmd_block_dma + tag * sizeof(*pp->cmd_block);
936 activate = port + PORT_CMD_ACTIVATE + tag * 8;
937
938 writel((u32)paddr, activate);
939 writel((u64)paddr >> 32, activate + 4);
Tejun Heo26ec6342006-04-11 22:32:19 +0900940
Tejun Heoedb33662005-07-28 10:36:22 +0900941 return 0;
942}
943
944static void sil24_irq_clear(struct ata_port *ap)
945{
946 /* unused */
947}
948
Tejun Heo3454dc62007-09-23 13:19:54 +0900949static void sil24_pmp_attach(struct ata_port *ap)
950{
951 sil24_config_pmp(ap, 1);
952 sil24_init_port(ap);
953}
954
955static void sil24_pmp_detach(struct ata_port *ap)
956{
957 sil24_init_port(ap);
958 sil24_config_pmp(ap, 0);
959}
960
Tejun Heo3454dc62007-09-23 13:19:54 +0900961static int sil24_pmp_softreset(struct ata_link *link, unsigned int *class,
962 unsigned long deadline)
963{
964 return sil24_do_softreset(link, class, link->pmp, deadline);
965}
966
967static int sil24_pmp_hardreset(struct ata_link *link, unsigned int *class,
968 unsigned long deadline)
969{
970 int rc;
971
972 rc = sil24_init_port(link->ap);
973 if (rc) {
974 ata_link_printk(link, KERN_ERR,
975 "hardreset failed (port not ready)\n");
976 return rc;
977 }
978
979 return sata_pmp_std_hardreset(link, class, deadline);
980}
981
Tejun Heo88ce7552006-05-15 20:58:32 +0900982static void sil24_freeze(struct ata_port *ap)
Tejun Heo7d1ce682005-11-18 14:09:05 +0900983{
Tejun Heo0d5ff562007-02-01 15:06:36 +0900984 void __iomem *port = ap->ioaddr.cmd_addr;
Tejun Heo87466182005-08-17 13:08:57 +0900985
Tejun Heo88ce7552006-05-15 20:58:32 +0900986 /* Port-wide IRQ mask in HOST_CTRL doesn't really work, clear
987 * PORT_IRQ_ENABLE instead.
Tejun Heoc0ab4242005-11-18 14:22:03 +0900988 */
Tejun Heo88ce7552006-05-15 20:58:32 +0900989 writel(0xffff, port + PORT_IRQ_ENABLE_CLR);
990}
Tejun Heo87466182005-08-17 13:08:57 +0900991
Tejun Heo88ce7552006-05-15 20:58:32 +0900992static void sil24_thaw(struct ata_port *ap)
993{
Tejun Heo0d5ff562007-02-01 15:06:36 +0900994 void __iomem *port = ap->ioaddr.cmd_addr;
Tejun Heo88ce7552006-05-15 20:58:32 +0900995 u32 tmp;
996
997 /* clear IRQ */
998 tmp = readl(port + PORT_IRQ_STAT);
999 writel(tmp, port + PORT_IRQ_STAT);
1000
1001 /* turn IRQ back on */
1002 writel(DEF_PORT_IRQ, port + PORT_IRQ_ENABLE_SET);
1003}
1004
1005static void sil24_error_intr(struct ata_port *ap)
1006{
Tejun Heo0d5ff562007-02-01 15:06:36 +09001007 void __iomem *port = ap->ioaddr.cmd_addr;
Tejun Heoe59f0da2007-07-16 14:29:39 +09001008 struct sil24_port_priv *pp = ap->private_data;
Tejun Heo3454dc62007-09-23 13:19:54 +09001009 struct ata_queued_cmd *qc = NULL;
1010 struct ata_link *link;
1011 struct ata_eh_info *ehi;
1012 int abort = 0, freeze = 0;
Tejun Heo88ce7552006-05-15 20:58:32 +09001013 u32 irq_stat;
1014
1015 /* on error, we need to clear IRQ explicitly */
1016 irq_stat = readl(port + PORT_IRQ_STAT);
1017 writel(irq_stat, port + PORT_IRQ_STAT);
1018
1019 /* first, analyze and record host port events */
Tejun Heo3454dc62007-09-23 13:19:54 +09001020 link = &ap->link;
1021 ehi = &link->eh_info;
Tejun Heo88ce7552006-05-15 20:58:32 +09001022 ata_ehi_clear_desc(ehi);
1023
1024 ata_ehi_push_desc(ehi, "irq_stat 0x%08x", irq_stat);
1025
Tejun Heo854c73a2007-09-23 13:14:11 +09001026 if (irq_stat & PORT_IRQ_SDB_NOTIFY) {
Tejun Heo854c73a2007-09-23 13:14:11 +09001027 ata_ehi_push_desc(ehi, "SDB notify");
Tejun Heo7d77b242007-09-23 13:14:13 +09001028 sata_async_notification(ap);
Tejun Heo854c73a2007-09-23 13:14:11 +09001029 }
1030
Tejun Heo05429252006-05-31 18:28:20 +09001031 if (irq_stat & (PORT_IRQ_PHYRDY_CHG | PORT_IRQ_DEV_XCHG)) {
1032 ata_ehi_hotplugged(ehi);
Tejun Heob64bbc32007-07-16 14:29:39 +09001033 ata_ehi_push_desc(ehi, "%s",
1034 irq_stat & PORT_IRQ_PHYRDY_CHG ?
1035 "PHY RDY changed" : "device exchanged");
Tejun Heo88ce7552006-05-15 20:58:32 +09001036 freeze = 1;
Tejun Heo6a575fa2005-10-06 11:43:39 +09001037 }
1038
Tejun Heo88ce7552006-05-15 20:58:32 +09001039 if (irq_stat & PORT_IRQ_UNK_FIS) {
1040 ehi->err_mask |= AC_ERR_HSM;
1041 ehi->action |= ATA_EH_SOFTRESET;
Tejun Heob64bbc32007-07-16 14:29:39 +09001042 ata_ehi_push_desc(ehi, "unknown FIS");
Tejun Heo88ce7552006-05-15 20:58:32 +09001043 freeze = 1;
Albert Leea22e2eb2005-12-05 15:38:02 +08001044 }
Tejun Heo88ce7552006-05-15 20:58:32 +09001045
1046 /* deal with command error */
1047 if (irq_stat & PORT_IRQ_ERROR) {
1048 struct sil24_cerr_info *ci = NULL;
1049 unsigned int err_mask = 0, action = 0;
Tejun Heo3454dc62007-09-23 13:19:54 +09001050 u32 context, cerr;
1051 int pmp;
1052
1053 abort = 1;
1054
1055 /* DMA Context Switch Failure in Port Multiplier Mode
1056 * errata. If we have active commands to 3 or more
1057 * devices, any error condition on active devices can
1058 * corrupt DMA context switching.
1059 */
1060 if (ap->nr_active_links >= 3) {
1061 ehi->err_mask |= AC_ERR_OTHER;
1062 ehi->action |= ATA_EH_HARDRESET;
1063 ata_ehi_push_desc(ehi, "PMP DMA CS errata");
Tejun Heo23818032007-09-23 13:19:54 +09001064 pp->do_port_rst = 1;
Tejun Heo3454dc62007-09-23 13:19:54 +09001065 freeze = 1;
1066 }
1067
1068 /* find out the offending link and qc */
1069 if (ap->nr_pmp_links) {
1070 context = readl(port + PORT_CONTEXT);
1071 pmp = (context >> 5) & 0xf;
1072
1073 if (pmp < ap->nr_pmp_links) {
1074 link = &ap->pmp_link[pmp];
1075 ehi = &link->eh_info;
1076 qc = ata_qc_from_tag(ap, link->active_tag);
1077
1078 ata_ehi_clear_desc(ehi);
1079 ata_ehi_push_desc(ehi, "irq_stat 0x%08x",
1080 irq_stat);
1081 } else {
1082 err_mask |= AC_ERR_HSM;
1083 action |= ATA_EH_HARDRESET;
1084 freeze = 1;
1085 }
1086 } else
1087 qc = ata_qc_from_tag(ap, link->active_tag);
Tejun Heo88ce7552006-05-15 20:58:32 +09001088
1089 /* analyze CMD_ERR */
1090 cerr = readl(port + PORT_CMD_ERR);
1091 if (cerr < ARRAY_SIZE(sil24_cerr_db))
1092 ci = &sil24_cerr_db[cerr];
1093
1094 if (ci && ci->desc) {
1095 err_mask |= ci->err_mask;
1096 action |= ci->action;
Tejun Heob64bbc32007-07-16 14:29:39 +09001097 ata_ehi_push_desc(ehi, "%s", ci->desc);
Tejun Heo88ce7552006-05-15 20:58:32 +09001098 } else {
1099 err_mask |= AC_ERR_OTHER;
1100 action |= ATA_EH_SOFTRESET;
Tejun Heob64bbc32007-07-16 14:29:39 +09001101 ata_ehi_push_desc(ehi, "unknown command error %d",
Tejun Heo88ce7552006-05-15 20:58:32 +09001102 cerr);
1103 }
1104
1105 /* record error info */
Tejun Heo88ce7552006-05-15 20:58:32 +09001106 if (qc) {
Tejun Heoe59f0da2007-07-16 14:29:39 +09001107 sil24_read_tf(ap, qc->tag, &pp->tf);
Tejun Heo88ce7552006-05-15 20:58:32 +09001108 qc->err_mask |= err_mask;
1109 } else
1110 ehi->err_mask |= err_mask;
1111
1112 ehi->action |= action;
Tejun Heo3454dc62007-09-23 13:19:54 +09001113
1114 /* if PMP, resume */
1115 if (ap->nr_pmp_links)
1116 writel(PORT_CS_PMP_RESUME, port + PORT_CTRL_STAT);
Tejun Heo88ce7552006-05-15 20:58:32 +09001117 }
1118
1119 /* freeze or abort */
1120 if (freeze)
1121 ata_port_freeze(ap);
Tejun Heo3454dc62007-09-23 13:19:54 +09001122 else if (abort) {
1123 if (qc)
1124 ata_link_abort(qc->dev->link);
1125 else
1126 ata_port_abort(ap);
1127 }
Tejun Heo87466182005-08-17 13:08:57 +09001128}
1129
Tejun Heoaee10a02006-05-15 21:03:56 +09001130static void sil24_finish_qc(struct ata_queued_cmd *qc)
1131{
Tejun Heoe59f0da2007-07-16 14:29:39 +09001132 struct ata_port *ap = qc->ap;
1133 struct sil24_port_priv *pp = ap->private_data;
1134
Tejun Heoaee10a02006-05-15 21:03:56 +09001135 if (qc->flags & ATA_QCFLAG_RESULT_TF)
Tejun Heoe59f0da2007-07-16 14:29:39 +09001136 sil24_read_tf(ap, qc->tag, &pp->tf);
Tejun Heoaee10a02006-05-15 21:03:56 +09001137}
1138
Tejun Heoedb33662005-07-28 10:36:22 +09001139static inline void sil24_host_intr(struct ata_port *ap)
1140{
Tejun Heo0d5ff562007-02-01 15:06:36 +09001141 void __iomem *port = ap->ioaddr.cmd_addr;
Tejun Heoaee10a02006-05-15 21:03:56 +09001142 u32 slot_stat, qc_active;
1143 int rc;
Tejun Heoedb33662005-07-28 10:36:22 +09001144
Tejun Heo228f47b2007-09-23 12:37:05 +09001145 /* If PCIX_IRQ_WOC, there's an inherent race window between
1146 * clearing IRQ pending status and reading PORT_SLOT_STAT
1147 * which may cause spurious interrupts afterwards. This is
1148 * unavoidable and much better than losing interrupts which
1149 * happens if IRQ pending is cleared after reading
1150 * PORT_SLOT_STAT.
1151 */
1152 if (ap->flags & SIL24_FLAG_PCIX_IRQ_WOC)
1153 writel(PORT_IRQ_COMPLETE, port + PORT_IRQ_STAT);
1154
Tejun Heoedb33662005-07-28 10:36:22 +09001155 slot_stat = readl(port + PORT_SLOT_STAT);
Tejun Heo37024e82006-04-11 22:32:19 +09001156
Tejun Heo88ce7552006-05-15 20:58:32 +09001157 if (unlikely(slot_stat & HOST_SSTAT_ATTN)) {
1158 sil24_error_intr(ap);
1159 return;
1160 }
Tejun Heo37024e82006-04-11 22:32:19 +09001161
Tejun Heoaee10a02006-05-15 21:03:56 +09001162 qc_active = slot_stat & ~HOST_SSTAT_ATTN;
1163 rc = ata_qc_complete_multiple(ap, qc_active, sil24_finish_qc);
1164 if (rc > 0)
1165 return;
1166 if (rc < 0) {
Tejun Heo9af5c9c2007-08-06 18:36:22 +09001167 struct ata_eh_info *ehi = &ap->link.eh_info;
Tejun Heoaee10a02006-05-15 21:03:56 +09001168 ehi->err_mask |= AC_ERR_HSM;
1169 ehi->action |= ATA_EH_SOFTRESET;
1170 ata_port_freeze(ap);
Tejun Heo88ce7552006-05-15 20:58:32 +09001171 return;
1172 }
1173
Tejun Heo228f47b2007-09-23 12:37:05 +09001174 /* spurious interrupts are expected if PCIX_IRQ_WOC */
1175 if (!(ap->flags & SIL24_FLAG_PCIX_IRQ_WOC) && ata_ratelimit())
Tejun Heo88ce7552006-05-15 20:58:32 +09001176 ata_port_printk(ap, KERN_INFO, "spurious interrupt "
Tejun Heoaee10a02006-05-15 21:03:56 +09001177 "(slot_stat 0x%x active_tag %d sactive 0x%x)\n",
Tejun Heo9af5c9c2007-08-06 18:36:22 +09001178 slot_stat, ap->link.active_tag, ap->link.sactive);
Tejun Heoedb33662005-07-28 10:36:22 +09001179}
1180
David Howells7d12e782006-10-05 14:55:46 +01001181static irqreturn_t sil24_interrupt(int irq, void *dev_instance)
Tejun Heoedb33662005-07-28 10:36:22 +09001182{
Jeff Garzikcca39742006-08-24 03:19:22 -04001183 struct ata_host *host = dev_instance;
Tejun Heo0d5ff562007-02-01 15:06:36 +09001184 void __iomem *host_base = host->iomap[SIL24_HOST_BAR];
Tejun Heoedb33662005-07-28 10:36:22 +09001185 unsigned handled = 0;
1186 u32 status;
1187 int i;
1188
Tejun Heo0d5ff562007-02-01 15:06:36 +09001189 status = readl(host_base + HOST_IRQ_STAT);
Tejun Heoedb33662005-07-28 10:36:22 +09001190
Tejun Heo06460ae2005-08-17 13:08:52 +09001191 if (status == 0xffffffff) {
1192 printk(KERN_ERR DRV_NAME ": IRQ status == 0xffffffff, "
1193 "PCI fault or device removal?\n");
1194 goto out;
1195 }
1196
Tejun Heoedb33662005-07-28 10:36:22 +09001197 if (!(status & IRQ_STAT_4PORTS))
1198 goto out;
1199
Jeff Garzikcca39742006-08-24 03:19:22 -04001200 spin_lock(&host->lock);
Tejun Heoedb33662005-07-28 10:36:22 +09001201
Jeff Garzikcca39742006-08-24 03:19:22 -04001202 for (i = 0; i < host->n_ports; i++)
Tejun Heoedb33662005-07-28 10:36:22 +09001203 if (status & (1 << i)) {
Jeff Garzikcca39742006-08-24 03:19:22 -04001204 struct ata_port *ap = host->ports[i];
Tejun Heo198e0fe2006-04-02 18:51:52 +09001205 if (ap && !(ap->flags & ATA_FLAG_DISABLED)) {
Mikael Pettersson825cd6d2007-07-03 01:10:25 +02001206 sil24_host_intr(ap);
Tejun Heo3cc45712005-08-17 13:08:47 +09001207 handled++;
1208 } else
1209 printk(KERN_ERR DRV_NAME
1210 ": interrupt from disabled port %d\n", i);
Tejun Heoedb33662005-07-28 10:36:22 +09001211 }
1212
Jeff Garzikcca39742006-08-24 03:19:22 -04001213 spin_unlock(&host->lock);
Tejun Heoedb33662005-07-28 10:36:22 +09001214 out:
1215 return IRQ_RETVAL(handled);
1216}
1217
Tejun Heo88ce7552006-05-15 20:58:32 +09001218static void sil24_error_handler(struct ata_port *ap)
1219{
Tejun Heo23818032007-09-23 13:19:54 +09001220 struct sil24_port_priv *pp = ap->private_data;
1221
Tejun Heo3454dc62007-09-23 13:19:54 +09001222 if (sil24_init_port(ap))
Tejun Heo88ce7552006-05-15 20:58:32 +09001223 ata_eh_freeze_port(ap);
Tejun Heo88ce7552006-05-15 20:58:32 +09001224
1225 /* perform recovery */
Tejun Heo3454dc62007-09-23 13:19:54 +09001226 sata_pmp_do_eh(ap, ata_std_prereset, sil24_softreset, sil24_hardreset,
1227 ata_std_postreset, sata_pmp_std_prereset,
1228 sil24_pmp_softreset, sil24_pmp_hardreset,
1229 sata_pmp_std_postreset);
Tejun Heo23818032007-09-23 13:19:54 +09001230
1231 pp->do_port_rst = 0;
Tejun Heo88ce7552006-05-15 20:58:32 +09001232}
1233
1234static void sil24_post_internal_cmd(struct ata_queued_cmd *qc)
1235{
1236 struct ata_port *ap = qc->ap;
1237
Tejun Heo88ce7552006-05-15 20:58:32 +09001238 /* make DMA engine forget about the failed command */
Tejun Heo3454dc62007-09-23 13:19:54 +09001239 if ((qc->flags & ATA_QCFLAG_FAILED) && sil24_init_port(ap))
1240 ata_eh_freeze_port(ap);
Tejun Heo88ce7552006-05-15 20:58:32 +09001241}
1242
Tejun Heoedb33662005-07-28 10:36:22 +09001243static int sil24_port_start(struct ata_port *ap)
1244{
Jeff Garzikcca39742006-08-24 03:19:22 -04001245 struct device *dev = ap->host->dev;
Tejun Heoedb33662005-07-28 10:36:22 +09001246 struct sil24_port_priv *pp;
Tejun Heo69ad1852005-11-18 14:16:45 +09001247 union sil24_cmd_block *cb;
Tejun Heoaee10a02006-05-15 21:03:56 +09001248 size_t cb_size = sizeof(*cb) * SIL24_MAX_CMDS;
Tejun Heoedb33662005-07-28 10:36:22 +09001249 dma_addr_t cb_dma;
Tejun Heo24dc5f32007-01-20 16:00:28 +09001250 int rc;
Tejun Heoedb33662005-07-28 10:36:22 +09001251
Tejun Heo24dc5f32007-01-20 16:00:28 +09001252 pp = devm_kzalloc(dev, sizeof(*pp), GFP_KERNEL);
Tejun Heoedb33662005-07-28 10:36:22 +09001253 if (!pp)
Tejun Heo24dc5f32007-01-20 16:00:28 +09001254 return -ENOMEM;
Tejun Heoedb33662005-07-28 10:36:22 +09001255
Tejun Heo6a575fa2005-10-06 11:43:39 +09001256 pp->tf.command = ATA_DRDY;
1257
Tejun Heo24dc5f32007-01-20 16:00:28 +09001258 cb = dmam_alloc_coherent(dev, cb_size, &cb_dma, GFP_KERNEL);
Jeff Garzik6037d6b2005-11-04 22:08:00 -05001259 if (!cb)
Tejun Heo24dc5f32007-01-20 16:00:28 +09001260 return -ENOMEM;
Tejun Heoedb33662005-07-28 10:36:22 +09001261 memset(cb, 0, cb_size);
1262
Jeff Garzik6037d6b2005-11-04 22:08:00 -05001263 rc = ata_pad_alloc(ap, dev);
1264 if (rc)
Tejun Heo24dc5f32007-01-20 16:00:28 +09001265 return rc;
Jeff Garzik6037d6b2005-11-04 22:08:00 -05001266
Tejun Heoedb33662005-07-28 10:36:22 +09001267 pp->cmd_block = cb;
1268 pp->cmd_block_dma = cb_dma;
1269
1270 ap->private_data = pp;
1271
1272 return 0;
Tejun Heoedb33662005-07-28 10:36:22 +09001273}
1274
Tejun Heo4447d352007-04-17 23:44:08 +09001275static void sil24_init_controller(struct ata_host *host)
Tejun Heo2a41a612006-07-03 16:07:27 +09001276{
Tejun Heo4447d352007-04-17 23:44:08 +09001277 void __iomem *host_base = host->iomap[SIL24_HOST_BAR];
Tejun Heo2a41a612006-07-03 16:07:27 +09001278 u32 tmp;
1279 int i;
1280
1281 /* GPIO off */
1282 writel(0, host_base + HOST_FLASH_CMD);
1283
1284 /* clear global reset & mask interrupts during initialization */
1285 writel(0, host_base + HOST_CTRL);
1286
1287 /* init ports */
Tejun Heo4447d352007-04-17 23:44:08 +09001288 for (i = 0; i < host->n_ports; i++) {
Tejun Heo23818032007-09-23 13:19:54 +09001289 struct ata_port *ap = host->ports[i];
1290 void __iomem *port = ap->ioaddr.cmd_addr;
Tejun Heo2a41a612006-07-03 16:07:27 +09001291
1292 /* Initial PHY setting */
1293 writel(0x20c, port + PORT_PHY_CFG);
1294
1295 /* Clear port RST */
1296 tmp = readl(port + PORT_CTRL_STAT);
1297 if (tmp & PORT_CS_PORT_RST) {
1298 writel(PORT_CS_PORT_RST, port + PORT_CTRL_CLR);
1299 tmp = ata_wait_register(port + PORT_CTRL_STAT,
1300 PORT_CS_PORT_RST,
1301 PORT_CS_PORT_RST, 10, 100);
1302 if (tmp & PORT_CS_PORT_RST)
Tejun Heo4447d352007-04-17 23:44:08 +09001303 dev_printk(KERN_ERR, host->dev,
Jeff Garzik5796d1c2007-10-26 00:03:37 -04001304 "failed to clear port RST\n");
Tejun Heo2a41a612006-07-03 16:07:27 +09001305 }
1306
Tejun Heo23818032007-09-23 13:19:54 +09001307 /* configure port */
1308 sil24_config_port(ap);
Tejun Heo2a41a612006-07-03 16:07:27 +09001309 }
1310
1311 /* Turn on interrupts */
1312 writel(IRQ_STAT_4PORTS, host_base + HOST_CTRL);
1313}
1314
Tejun Heoedb33662005-07-28 10:36:22 +09001315static int sil24_init_one(struct pci_dev *pdev, const struct pci_device_id *ent)
1316{
Tejun Heo93e26182007-11-22 18:46:57 +09001317 extern int __MARKER__sil24_cmd_block_is_sized_wrongly;
Jeff Garzik5796d1c2007-10-26 00:03:37 -04001318 static int printed_version;
Tejun Heo4447d352007-04-17 23:44:08 +09001319 struct ata_port_info pi = sil24_port_info[ent->driver_data];
1320 const struct ata_port_info *ppi[] = { &pi, NULL };
1321 void __iomem * const *iomap;
1322 struct ata_host *host;
Tejun Heoedb33662005-07-28 10:36:22 +09001323 int i, rc;
Tejun Heo37024e82006-04-11 22:32:19 +09001324 u32 tmp;
Tejun Heoedb33662005-07-28 10:36:22 +09001325
Tejun Heo93e26182007-11-22 18:46:57 +09001326 /* cause link error if sil24_cmd_block is sized wrongly */
1327 if (sizeof(union sil24_cmd_block) != PAGE_SIZE)
1328 __MARKER__sil24_cmd_block_is_sized_wrongly = 1;
1329
Tejun Heoedb33662005-07-28 10:36:22 +09001330 if (!printed_version++)
Jeff Garzika9524a72005-10-30 14:39:11 -05001331 dev_printk(KERN_DEBUG, &pdev->dev, "version " DRV_VERSION "\n");
Tejun Heoedb33662005-07-28 10:36:22 +09001332
Tejun Heo4447d352007-04-17 23:44:08 +09001333 /* acquire resources */
Tejun Heo24dc5f32007-01-20 16:00:28 +09001334 rc = pcim_enable_device(pdev);
Tejun Heoedb33662005-07-28 10:36:22 +09001335 if (rc)
1336 return rc;
1337
Tejun Heo0d5ff562007-02-01 15:06:36 +09001338 rc = pcim_iomap_regions(pdev,
1339 (1 << SIL24_HOST_BAR) | (1 << SIL24_PORT_BAR),
1340 DRV_NAME);
Tejun Heoedb33662005-07-28 10:36:22 +09001341 if (rc)
Tejun Heo24dc5f32007-01-20 16:00:28 +09001342 return rc;
Tejun Heo4447d352007-04-17 23:44:08 +09001343 iomap = pcim_iomap_table(pdev);
Tejun Heoedb33662005-07-28 10:36:22 +09001344
Tejun Heo4447d352007-04-17 23:44:08 +09001345 /* apply workaround for completion IRQ loss on PCI-X errata */
1346 if (pi.flags & SIL24_FLAG_PCIX_IRQ_WOC) {
1347 tmp = readl(iomap[SIL24_HOST_BAR] + HOST_CTRL);
1348 if (tmp & (HOST_CTRL_TRDY | HOST_CTRL_STOP | HOST_CTRL_DEVSEL))
1349 dev_printk(KERN_INFO, &pdev->dev,
1350 "Applying completion IRQ loss on PCI-X "
1351 "errata fix\n");
1352 else
1353 pi.flags &= ~SIL24_FLAG_PCIX_IRQ_WOC;
1354 }
1355
1356 /* allocate and fill host */
1357 host = ata_host_alloc_pinfo(&pdev->dev, ppi,
1358 SIL24_FLAG2NPORTS(ppi[0]->flags));
1359 if (!host)
Tejun Heo24dc5f32007-01-20 16:00:28 +09001360 return -ENOMEM;
Tejun Heo4447d352007-04-17 23:44:08 +09001361 host->iomap = iomap;
Tejun Heoedb33662005-07-28 10:36:22 +09001362
Tejun Heo4447d352007-04-17 23:44:08 +09001363 for (i = 0; i < host->n_ports; i++) {
Tejun Heocbcdd872007-08-18 13:14:55 +09001364 struct ata_port *ap = host->ports[i];
1365 size_t offset = ap->port_no * PORT_REGS_SIZE;
1366 void __iomem *port = iomap[SIL24_PORT_BAR] + offset;
Tejun Heoedb33662005-07-28 10:36:22 +09001367
Tejun Heo4447d352007-04-17 23:44:08 +09001368 host->ports[i]->ioaddr.cmd_addr = port;
1369 host->ports[i]->ioaddr.scr_addr = port + PORT_SCONTROL;
Tejun Heoedb33662005-07-28 10:36:22 +09001370
Tejun Heocbcdd872007-08-18 13:14:55 +09001371 ata_port_pbar_desc(ap, SIL24_HOST_BAR, -1, "host");
1372 ata_port_pbar_desc(ap, SIL24_PORT_BAR, offset, "port");
Tejun Heo4447d352007-04-17 23:44:08 +09001373 }
Tejun Heoedb33662005-07-28 10:36:22 +09001374
Tejun Heo4447d352007-04-17 23:44:08 +09001375 /* configure and activate the device */
Tejun Heo26ec6342006-04-11 22:32:19 +09001376 if (!pci_set_dma_mask(pdev, DMA_64BIT_MASK)) {
1377 rc = pci_set_consistent_dma_mask(pdev, DMA_64BIT_MASK);
1378 if (rc) {
1379 rc = pci_set_consistent_dma_mask(pdev, DMA_32BIT_MASK);
1380 if (rc) {
1381 dev_printk(KERN_ERR, &pdev->dev,
1382 "64-bit DMA enable failed\n");
Tejun Heo24dc5f32007-01-20 16:00:28 +09001383 return rc;
Tejun Heo26ec6342006-04-11 22:32:19 +09001384 }
1385 }
1386 } else {
1387 rc = pci_set_dma_mask(pdev, DMA_32BIT_MASK);
1388 if (rc) {
1389 dev_printk(KERN_ERR, &pdev->dev,
1390 "32-bit DMA enable failed\n");
Tejun Heo24dc5f32007-01-20 16:00:28 +09001391 return rc;
Tejun Heo26ec6342006-04-11 22:32:19 +09001392 }
1393 rc = pci_set_consistent_dma_mask(pdev, DMA_32BIT_MASK);
1394 if (rc) {
1395 dev_printk(KERN_ERR, &pdev->dev,
1396 "32-bit consistent DMA enable failed\n");
Tejun Heo24dc5f32007-01-20 16:00:28 +09001397 return rc;
Tejun Heo26ec6342006-04-11 22:32:19 +09001398 }
Tejun Heoedb33662005-07-28 10:36:22 +09001399 }
1400
Tejun Heo4447d352007-04-17 23:44:08 +09001401 sil24_init_controller(host);
Tejun Heoedb33662005-07-28 10:36:22 +09001402
1403 pci_set_master(pdev);
Tejun Heo4447d352007-04-17 23:44:08 +09001404 return ata_host_activate(host, pdev->irq, sil24_interrupt, IRQF_SHARED,
1405 &sil24_sht);
Tejun Heoedb33662005-07-28 10:36:22 +09001406}
1407
Alexey Dobriyan281d4262006-08-14 22:49:30 -07001408#ifdef CONFIG_PM
Tejun Heod2298dc2006-07-03 16:07:27 +09001409static int sil24_pci_device_resume(struct pci_dev *pdev)
1410{
Jeff Garzikcca39742006-08-24 03:19:22 -04001411 struct ata_host *host = dev_get_drvdata(&pdev->dev);
Tejun Heo0d5ff562007-02-01 15:06:36 +09001412 void __iomem *host_base = host->iomap[SIL24_HOST_BAR];
Tejun Heo553c4aa2006-12-26 19:39:50 +09001413 int rc;
Tejun Heod2298dc2006-07-03 16:07:27 +09001414
Tejun Heo553c4aa2006-12-26 19:39:50 +09001415 rc = ata_pci_device_do_resume(pdev);
1416 if (rc)
1417 return rc;
Tejun Heod2298dc2006-07-03 16:07:27 +09001418
1419 if (pdev->dev.power.power_state.event == PM_EVENT_SUSPEND)
Tejun Heo0d5ff562007-02-01 15:06:36 +09001420 writel(HOST_CTRL_GLOBAL_RST, host_base + HOST_CTRL);
Tejun Heod2298dc2006-07-03 16:07:27 +09001421
Tejun Heo4447d352007-04-17 23:44:08 +09001422 sil24_init_controller(host);
Tejun Heod2298dc2006-07-03 16:07:27 +09001423
Jeff Garzikcca39742006-08-24 03:19:22 -04001424 ata_host_resume(host);
Tejun Heod2298dc2006-07-03 16:07:27 +09001425
1426 return 0;
1427}
Tejun Heo3454dc62007-09-23 13:19:54 +09001428
1429static int sil24_port_resume(struct ata_port *ap)
1430{
1431 sil24_config_pmp(ap, ap->nr_pmp_links);
1432 return 0;
1433}
Alexey Dobriyan281d4262006-08-14 22:49:30 -07001434#endif
Tejun Heod2298dc2006-07-03 16:07:27 +09001435
Tejun Heoedb33662005-07-28 10:36:22 +09001436static int __init sil24_init(void)
1437{
Pavel Roskinb7887192006-08-10 18:13:18 +09001438 return pci_register_driver(&sil24_pci_driver);
Tejun Heoedb33662005-07-28 10:36:22 +09001439}
1440
1441static void __exit sil24_exit(void)
1442{
1443 pci_unregister_driver(&sil24_pci_driver);
1444}
1445
1446MODULE_AUTHOR("Tejun Heo");
1447MODULE_DESCRIPTION("Silicon Image 3124/3132 SATA low-level driver");
1448MODULE_LICENSE("GPL");
1449MODULE_DEVICE_TABLE(pci, sil24_pci_tbl);
1450
1451module_init(sil24_init);
1452module_exit(sil24_exit);