blob: d0ace3d63a2d59cb4a11ddc275fa83bf0dff6da4 [file] [log] [blame]
Vegard Nossum77ef50a2008-06-18 17:08:48 +02001#ifndef ASM_X86__APIC_H
2#define ASM_X86__APIC_H
Thomas Gleixner67c5fc52008-01-30 13:30:15 +01003
4#include <linux/pm.h>
5#include <linux/delay.h>
Maciej W. Rozycki593f4a72008-07-16 19:15:30 +01006
7#include <asm/alternative.h>
Thomas Gleixner67c5fc52008-01-30 13:30:15 +01008#include <asm/fixmap.h>
9#include <asm/apicdef.h>
10#include <asm/processor.h>
11#include <asm/system.h>
12
13#define ARCH_APICTIMER_STOPS_ON_C3 1
14
Thomas Gleixner67c5fc52008-01-30 13:30:15 +010015/*
16 * Debugging macros
17 */
18#define APIC_QUIET 0
19#define APIC_VERBOSE 1
20#define APIC_DEBUG 2
21
22/*
23 * Define the default level of output to be very little
24 * This can be turned up by using apic=verbose for more
25 * information and apic=debug for _lots_ of information.
26 * apic_verbosity is defined in apic.c
27 */
28#define apic_printk(v, s, a...) do { \
29 if ((v) <= apic_verbosity) \
30 printk(s, ##a); \
31 } while (0)
32
33
34extern void generic_apic_probe(void);
35
36#ifdef CONFIG_X86_LOCAL_APIC
37
Maciej W. Rozyckibaa13182008-07-14 18:44:51 +010038extern unsigned int apic_verbosity;
Thomas Gleixner67c5fc52008-01-30 13:30:15 +010039extern int local_apic_timer_c2_ok;
Thomas Gleixner67c5fc52008-01-30 13:30:15 +010040
Thomas Gleixner67c5fc52008-01-30 13:30:15 +010041extern int ioapic_force;
Thomas Gleixner67c5fc52008-01-30 13:30:15 +010042
Yinghai Lu3c999f12008-06-20 16:11:20 -070043extern int disable_apic;
Thomas Gleixner67c5fc52008-01-30 13:30:15 +010044/*
45 * Basic functions accessing APICs.
46 */
47#ifdef CONFIG_PARAVIRT
48#include <asm/paravirt.h>
Thomas Gleixner96a388d2007-10-11 11:20:03 +020049#else
Thomas Gleixner67c5fc52008-01-30 13:30:15 +010050#define apic_write native_apic_write
Thomas Gleixner67c5fc52008-01-30 13:30:15 +010051#define apic_read native_apic_read
52#define setup_boot_clock setup_boot_APIC_clock
53#define setup_secondary_clock setup_secondary_APIC_clock
Thomas Gleixner96a388d2007-10-11 11:20:03 +020054#endif
Thomas Gleixner67c5fc52008-01-30 13:30:15 +010055
Ravikiran G Thirumalaiaa7d8e25e2008-03-20 00:41:16 -070056extern int is_vsmp_box(void);
57
Harvey Harrison341d8852008-01-30 13:31:17 +010058static inline void native_apic_write(unsigned long reg, u32 v)
Thomas Gleixner67c5fc52008-01-30 13:30:15 +010059{
Maciej W. Rozycki593f4a72008-07-16 19:15:30 +010060 volatile u32 *addr = (volatile u32 *)(APIC_BASE + reg);
Thomas Gleixner67c5fc52008-01-30 13:30:15 +010061
Maciej W. Rozycki593f4a72008-07-16 19:15:30 +010062 alternative_io("movl %0, %1", "xchgl %0, %1", X86_FEATURE_11AP,
63 ASM_OUTPUT2("=r" (v), "=m" (*addr)),
64 ASM_OUTPUT2("0" (v), "m" (*addr)));
Thomas Gleixner67c5fc52008-01-30 13:30:15 +010065}
66
Harvey Harrison341d8852008-01-30 13:31:17 +010067static inline u32 native_apic_read(unsigned long reg)
Thomas Gleixner67c5fc52008-01-30 13:30:15 +010068{
69 return *((volatile u32 *)(APIC_BASE + reg));
70}
71
72extern void apic_wait_icr_idle(void);
73extern u32 safe_apic_wait_icr_idle(void);
74extern int get_physical_broadcast(void);
75
Thomas Gleixner67c5fc52008-01-30 13:30:15 +010076static inline void ack_APIC_irq(void)
77{
78 /*
79 * ack_APIC_irq() actually gets compiled as a single instruction:
80 * - a single rmw on Pentium/82489DX
81 * - a single write on P6+ cores (CONFIG_X86_GOOD_APIC)
82 * ... yummie.
83 */
84
85 /* Docs say use 0 for future compatibility */
Maciej W. Rozycki593f4a72008-07-16 19:15:30 +010086 apic_write(APIC_EOI, 0);
Thomas Gleixner67c5fc52008-01-30 13:30:15 +010087}
88
89extern int lapic_get_maxlvt(void);
90extern void clear_local_APIC(void);
91extern void connect_bsp_APIC(void);
92extern void disconnect_bsp_APIC(int virt_wire_setup);
93extern void disable_local_APIC(void);
94extern void lapic_shutdown(void);
95extern int verify_local_APIC(void);
96extern void cache_APIC_registers(void);
97extern void sync_Arb_IDs(void);
98extern void init_bsp_APIC(void);
99extern void setup_local_APIC(void);
Andi Kleen739f33b2008-01-30 13:30:40 +0100100extern void end_local_APIC_setup(void);
Thomas Gleixner67c5fc52008-01-30 13:30:15 +0100101extern void init_apic_mappings(void);
Thomas Gleixner67c5fc52008-01-30 13:30:15 +0100102extern void setup_boot_APIC_clock(void);
103extern void setup_secondary_APIC_clock(void);
104extern int APIC_init_uniprocessor(void);
Jan Beuliche9427102008-01-30 13:31:24 +0100105extern void enable_NMI_through_LVT0(void);
Thomas Gleixner67c5fc52008-01-30 13:30:15 +0100106
107/*
108 * On 32bit this is mach-xxx local
109 */
110#ifdef CONFIG_X86_64
Yinghai Lu8643f9d2008-02-19 03:21:06 -0800111extern void early_init_lapic_mapping(void);
Alok Kataria8fbbc4b2008-07-01 11:43:34 -0700112extern int apic_is_clustered_box(void);
113#else
114static inline int apic_is_clustered_box(void)
115{
116 return 0;
117}
Thomas Gleixner67c5fc52008-01-30 13:30:15 +0100118#endif
119
Robert Richter7b83dae2008-01-30 13:30:40 +0100120extern u8 setup_APIC_eilvt_mce(u8 vector, u8 msg_type, u8 mask);
121extern u8 setup_APIC_eilvt_ibs(u8 vector, u8 msg_type, u8 mask);
Thomas Gleixner67c5fc52008-01-30 13:30:15 +0100122
Thomas Gleixner67c5fc52008-01-30 13:30:15 +0100123
124#else /* !CONFIG_X86_LOCAL_APIC */
125static inline void lapic_shutdown(void) { }
126#define local_apic_timer_c2_ok 1
Yinghai Luf3294a32008-06-27 01:41:56 -0700127static inline void init_apic_mappings(void) { }
Thomas Gleixner67c5fc52008-01-30 13:30:15 +0100128
129#endif /* !CONFIG_X86_LOCAL_APIC */
130
Vegard Nossum77ef50a2008-06-18 17:08:48 +0200131#endif /* ASM_X86__APIC_H */