blob: fa69c3a6a38e2f558ca2176fc271f5c031ad413f [file] [log] [blame]
Linus Torvalds1da177e2005-04-16 15:20:36 -07001/*
2 * linux/arch/arm/mach-pxa/irq.c
3 *
eric miaoe3630db2008-03-04 11:42:26 +08004 * Generic PXA IRQ handling
Linus Torvalds1da177e2005-04-16 15:20:36 -07005 *
6 * Author: Nicolas Pitre
7 * Created: Jun 15, 2001
8 * Copyright: MontaVista Software Inc.
9 *
10 * This program is free software; you can redistribute it and/or modify
11 * it under the terms of the GNU General Public License version 2 as
12 * published by the Free Software Foundation.
13 */
14
15#include <linux/init.h>
16#include <linux/module.h>
17#include <linux/interrupt.h>
eric miaoc01655042008-01-28 23:00:02 +000018#include <linux/sysdev.h>
Linus Torvalds1da177e2005-04-16 15:20:36 -070019
Russell Kinga09e64f2008-08-05 16:14:15 +010020#include <mach/hardware.h>
Linus Torvalds1da177e2005-04-16 15:20:36 -070021#include <asm/irq.h>
22#include <asm/mach/irq.h>
Russell Kinga09e64f2008-08-05 16:14:15 +010023#include <mach/pxa-regs.h>
Linus Torvalds1da177e2005-04-16 15:20:36 -070024
25#include "generic.h"
26
eric miaof6fb7af2008-03-04 13:53:05 +080027#define IRQ_BIT(n) (((n) - PXA_IRQ(0)) & 0x1f)
28#define _ICMR(n) (*((((n) - PXA_IRQ(0)) & ~0x1f) ? &ICMR2 : &ICMR))
29#define _ICLR(n) (*((((n) - PXA_IRQ(0)) & ~0x1f) ? &ICLR2 : &ICLR))
Linus Torvalds1da177e2005-04-16 15:20:36 -070030
31/*
32 * This is for peripheral IRQs internal to the PXA chip.
33 */
34
eric miaof6fb7af2008-03-04 13:53:05 +080035static int pxa_internal_irq_nr;
36
37static void pxa_mask_irq(unsigned int irq)
Linus Torvalds1da177e2005-04-16 15:20:36 -070038{
eric miaof6fb7af2008-03-04 13:53:05 +080039 _ICMR(irq) &= ~(1 << IRQ_BIT(irq));
Linus Torvalds1da177e2005-04-16 15:20:36 -070040}
41
eric miaof6fb7af2008-03-04 13:53:05 +080042static void pxa_unmask_irq(unsigned int irq)
Linus Torvalds1da177e2005-04-16 15:20:36 -070043{
eric miaof6fb7af2008-03-04 13:53:05 +080044 _ICMR(irq) |= 1 << IRQ_BIT(irq);
Linus Torvalds1da177e2005-04-16 15:20:36 -070045}
46
eric miaof6fb7af2008-03-04 13:53:05 +080047static struct irq_chip pxa_internal_irq_chip = {
David Brownell38c677c2006-08-01 22:26:25 +010048 .name = "SC",
eric miaof6fb7af2008-03-04 13:53:05 +080049 .ack = pxa_mask_irq,
50 .mask = pxa_mask_irq,
51 .unmask = pxa_unmask_irq,
Linus Torvalds1da177e2005-04-16 15:20:36 -070052};
53
eric miaob9e25ac2008-03-04 14:19:58 +080054void __init pxa_init_irq(int irq_nr, set_wake_t fn)
Eric Miao53665a52007-06-06 06:36:04 +010055{
56 int irq;
57
eric miaof6fb7af2008-03-04 13:53:05 +080058 pxa_internal_irq_nr = irq_nr;
Eric Miao53665a52007-06-06 06:36:04 +010059
Marc Zyngier57a7a622008-09-01 13:03:32 +010060 for (irq = PXA_IRQ(0); irq < PXA_IRQ(irq_nr); irq += 32) {
eric miaof6fb7af2008-03-04 13:53:05 +080061 _ICMR(irq) = 0; /* disable all IRQs */
62 _ICLR(irq) = 0; /* all IRQs are IRQ, not FIQ */
63 }
Eric Miao53665a52007-06-06 06:36:04 +010064
65 /* only unmasked interrupts kick us out of idle */
66 ICCR = 1;
67
eric miaof6fb7af2008-03-04 13:53:05 +080068 for (irq = PXA_IRQ(0); irq < PXA_IRQ(irq_nr); irq++) {
69 set_irq_chip(irq, &pxa_internal_irq_chip);
Eric Miao53665a52007-06-06 06:36:04 +010070 set_irq_handler(irq, handle_level_irq);
71 set_irq_flags(irq, IRQF_VALID);
72 }
Eric Miao53665a52007-06-06 06:36:04 +010073
eric miaob9e25ac2008-03-04 14:19:58 +080074 pxa_internal_irq_chip.set_wake = fn;
eric miaoc95530c2007-08-29 10:22:17 +010075}
eric miaoc01655042008-01-28 23:00:02 +000076
77#ifdef CONFIG_PM
78static unsigned long saved_icmr[2];
79
80static int pxa_irq_suspend(struct sys_device *dev, pm_message_t state)
81{
eric miaof6fb7af2008-03-04 13:53:05 +080082 int i, irq = PXA_IRQ(0);
83
84 for (i = 0; irq < PXA_IRQ(pxa_internal_irq_nr); i++, irq += 32) {
85 saved_icmr[i] = _ICMR(irq);
86 _ICMR(irq) = 0;
eric miaoc01655042008-01-28 23:00:02 +000087 }
88
89 return 0;
90}
91
92static int pxa_irq_resume(struct sys_device *dev)
93{
eric miaof6fb7af2008-03-04 13:53:05 +080094 int i, irq = PXA_IRQ(0);
95
96 for (i = 0; irq < PXA_IRQ(pxa_internal_irq_nr); i++, irq += 32) {
97 _ICMR(irq) = saved_icmr[i];
98 _ICLR(irq) = 0;
eric miaoc01655042008-01-28 23:00:02 +000099 }
100
eric miaof6fb7af2008-03-04 13:53:05 +0800101 ICCR = 1;
eric miaoc01655042008-01-28 23:00:02 +0000102 return 0;
103}
104#else
105#define pxa_irq_suspend NULL
106#define pxa_irq_resume NULL
107#endif
108
109struct sysdev_class pxa_irq_sysclass = {
110 .name = "irq",
111 .suspend = pxa_irq_suspend,
112 .resume = pxa_irq_resume,
113};
114
115static int __init pxa_irq_init(void)
116{
117 return sysdev_class_register(&pxa_irq_sysclass);
118}
119
120core_initcall(pxa_irq_init);