blob: f34a8dcdae2bd43da7b32e35340944b794c94bda [file] [log] [blame]
Vladimir Barinov83f53222007-07-10 13:10:04 +01001/*
Kevin Hilman5526b3f2009-04-14 09:50:37 -05002 * Utility to set the DAVINCI MUX register from a table in mux.h
Vladimir Barinov83f53222007-07-10 13:10:04 +01003 *
4 * Author: Vladimir Barinov, MontaVista Software, Inc. <source@mvista.com>
5 *
Kevin Hilman5526b3f2009-04-14 09:50:37 -05006 * Based on linux/arch/arm/plat-omap/mux.c:
7 * Copyright (C) 2003 - 2005 Nokia Corporation
8 *
9 * Written by Tony Lindgren
10 *
Vladimir Barinov83f53222007-07-10 13:10:04 +010011 * 2007 (c) MontaVista Software, Inc. This file is licensed under
12 * the terms of the GNU General Public License version 2. This program
13 * is licensed "as is" without any warranty of any kind, whether express
14 * or implied.
Kevin Hilman5526b3f2009-04-14 09:50:37 -050015 *
16 * Copyright (C) 2008 Texas Instruments.
Vladimir Barinov83f53222007-07-10 13:10:04 +010017 */
18#include <linux/io.h>
Kevin Hilman5526b3f2009-04-14 09:50:37 -050019#include <linux/module.h>
Vladimir Barinov83f53222007-07-10 13:10:04 +010020#include <linux/spinlock.h>
21
Russell Kinga09e64f2008-08-05 16:14:15 +010022#include <mach/mux.h>
Mark A. Greer0e585952009-04-15 12:39:48 -070023#include <mach/common.h>
Kevin Hilman5526b3f2009-04-14 09:50:37 -050024
Cyril Chemparathy779b0d52010-05-07 17:06:38 -040025static void __iomem *pinmux_base;
26
Kevin Hilman5526b3f2009-04-14 09:50:37 -050027/*
28 * Sets the DAVINCI MUX register based on the table
29 */
30int __init_or_module davinci_cfg_reg(const unsigned long index)
31{
32 static DEFINE_SPINLOCK(mux_spin_lock);
Mark A. Greer0e585952009-04-15 12:39:48 -070033 struct davinci_soc_info *soc_info = &davinci_soc_info;
Kevin Hilman5526b3f2009-04-14 09:50:37 -050034 unsigned long flags;
35 const struct mux_config *cfg;
36 unsigned int reg_orig = 0, reg = 0;
37 unsigned int mask, warn = 0;
38
Cyril Chemparathy779b0d52010-05-07 17:06:38 -040039 if (WARN_ON(!soc_info->pinmux_pins))
40 return -ENODEV;
41
42 if (!pinmux_base) {
43 pinmux_base = ioremap(soc_info->pinmux_base, SZ_4K);
44 if (WARN_ON(!pinmux_base))
45 return -ENOMEM;
46 }
Kevin Hilman5526b3f2009-04-14 09:50:37 -050047
Mark A. Greer0e585952009-04-15 12:39:48 -070048 if (index >= soc_info->pinmux_pins_num) {
Kevin Hilman5526b3f2009-04-14 09:50:37 -050049 printk(KERN_ERR "Invalid pin mux index: %lu (%lu)\n",
Mark A. Greer0e585952009-04-15 12:39:48 -070050 index, soc_info->pinmux_pins_num);
Kevin Hilman5526b3f2009-04-14 09:50:37 -050051 dump_stack();
52 return -ENODEV;
Vladimir Barinov83f53222007-07-10 13:10:04 +010053 }
54
Mark A. Greer0e585952009-04-15 12:39:48 -070055 cfg = &soc_info->pinmux_pins[index];
Kevin Hilman5526b3f2009-04-14 09:50:37 -050056
57 if (cfg->name == NULL) {
58 printk(KERN_ERR "No entry for the specified index\n");
59 return -ENODEV;
60 }
61
62 /* Update the mux register in question */
63 if (cfg->mask) {
64 unsigned tmp1, tmp2;
65
66 spin_lock_irqsave(&mux_spin_lock, flags);
Cyril Chemparathy779b0d52010-05-07 17:06:38 -040067 reg_orig = __raw_readl(pinmux_base + cfg->mux_reg);
Kevin Hilman5526b3f2009-04-14 09:50:37 -050068
69 mask = (cfg->mask << cfg->mask_offset);
70 tmp1 = reg_orig & mask;
71 reg = reg_orig & ~mask;
72
73 tmp2 = (cfg->mode << cfg->mask_offset);
74 reg |= tmp2;
75
76 if (tmp1 != tmp2)
77 warn = 1;
78
Cyril Chemparathy779b0d52010-05-07 17:06:38 -040079 __raw_writel(reg, pinmux_base + cfg->mux_reg);
Kevin Hilman5526b3f2009-04-14 09:50:37 -050080 spin_unlock_irqrestore(&mux_spin_lock, flags);
81 }
82
83 if (warn) {
84#ifdef CONFIG_DAVINCI_MUX_WARNINGS
85 printk(KERN_WARNING "MUX: initialized %s\n", cfg->name);
86#endif
87 }
88
89#ifdef CONFIG_DAVINCI_MUX_DEBUG
90 if (cfg->debug || warn) {
91 printk(KERN_WARNING "MUX: Setting register %s\n", cfg->name);
92 printk(KERN_WARNING " %s (0x%08x) = 0x%08x -> 0x%08x\n",
93 cfg->mux_reg_name, cfg->mux_reg, reg_orig, reg);
94 }
95#endif
96
97 return 0;
Vladimir Barinov83f53222007-07-10 13:10:04 +010098}
Kevin Hilman5526b3f2009-04-14 09:50:37 -050099EXPORT_SYMBOL(davinci_cfg_reg);
Sudhakar Rajashekharac96b56c2009-07-16 05:45:32 -0400100
Cyril Chemparathy3821d102010-03-25 17:43:48 -0400101int __init_or_module davinci_cfg_reg_list(const short pins[])
Sudhakar Rajashekharac96b56c2009-07-16 05:45:32 -0400102{
103 int i, error = -EINVAL;
104
105 if (pins)
106 for (i = 0; pins[i] >= 0; i++) {
107 error = davinci_cfg_reg(pins[i]);
108 if (error)
109 break;
110 }
111
112 return error;
113}