blob: aebde49365d16a68b28fdce811a95052c3262e1b [file] [log] [blame]
Pete Popov26a940e2005-09-15 08:03:12 +00001/*
2 * linux/drivers/ide/mips/au1xxx-ide.c version 01.30.00 Aug. 02 2005
3 *
4 * BRIEF MODULE DESCRIPTION
5 * AMD Alchemy Au1xxx IDE interface routines over the Static Bus
6 *
7 * Copyright (c) 2003-2005 AMD, Personal Connectivity Solutions
8 *
9 * This program is free software; you can redistribute it and/or modify it under
10 * the terms of the GNU General Public License as published by the Free Software
11 * Foundation; either version 2 of the License, or (at your option) any later
12 * version.
13 *
14 * THIS SOFTWARE IS PROVIDED ``AS IS'' AND ANY EXPRESS OR IMPLIED WARRANTIES,
15 * INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND
16 * FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE AUTHOR
17 * BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
18 * CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
19 * SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
20 * INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
21 * CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
22 * ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
23 * POSSIBILITY OF SUCH DAMAGE.
24 *
25 * You should have received a copy of the GNU General Public License along with
26 * this program; if not, write to the Free Software Foundation, Inc.,
27 * 675 Mass Ave, Cambridge, MA 02139, USA.
28 *
29 * Note: for more information, please refer "AMD Alchemy Au1200/Au1550 IDE
30 * Interface and Linux Device Driver" Application Note.
31 */
Pete Popov26a940e2005-09-15 08:03:12 +000032#include <linux/types.h>
33#include <linux/module.h>
34#include <linux/kernel.h>
35#include <linux/delay.h>
Jordan Crouse8f29e652005-12-15 02:17:46 +010036#include <linux/platform_device.h>
37
Pete Popov26a940e2005-09-15 08:03:12 +000038#include <linux/init.h>
39#include <linux/ide.h>
40#include <linux/sysdev.h>
41
42#include <linux/dma-mapping.h>
43
Jordan Crouse8f29e652005-12-15 02:17:46 +010044#include "ide-timing.h"
45
Pete Popov26a940e2005-09-15 08:03:12 +000046#include <asm/io.h>
47#include <asm/mach-au1x00/au1xxx.h>
48#include <asm/mach-au1x00/au1xxx_dbdma.h>
49
Pete Popov26a940e2005-09-15 08:03:12 +000050#include <asm/mach-au1x00/au1xxx_ide.h>
51
52#define DRV_NAME "au1200-ide"
53#define DRV_VERSION "1.0"
Jordan Crouse8f29e652005-12-15 02:17:46 +010054#define DRV_AUTHOR "Enrico Walther <enrico.walther@amd.com> / Pete Popov <ppopov@embeddedalley.com>"
55
56/* enable the burstmode in the dbdma */
57#define IDE_AU1XXX_BURSTMODE 1
Pete Popov26a940e2005-09-15 08:03:12 +000058
59static _auide_hwif auide_hwif;
Jordan Crouse8f29e652005-12-15 02:17:46 +010060static int dbdma_init_done;
Pete Popov26a940e2005-09-15 08:03:12 +000061
Jordan Crouse8f29e652005-12-15 02:17:46 +010062#if defined(CONFIG_BLK_DEV_IDE_AU1XXX_PIO_DBDMA)
Pete Popov26a940e2005-09-15 08:03:12 +000063
64void auide_insw(unsigned long port, void *addr, u32 count)
65{
Jordan Crouse8f29e652005-12-15 02:17:46 +010066 _auide_hwif *ahwif = &auide_hwif;
67 chan_tab_t *ctp;
68 au1x_ddma_desc_t *dp;
Pete Popov26a940e2005-09-15 08:03:12 +000069
Jordan Crouse8f29e652005-12-15 02:17:46 +010070 if(!put_dest_flags(ahwif->rx_chan, (void*)addr, count << 1,
71 DDMA_FLAGS_NOIE)) {
72 printk(KERN_ERR "%s failed %d\n", __FUNCTION__, __LINE__);
73 return;
74 }
75 ctp = *((chan_tab_t **)ahwif->rx_chan);
76 dp = ctp->cur_ptr;
77 while (dp->dscr_cmd0 & DSCR_CMD0_V)
78 ;
79 ctp->cur_ptr = au1xxx_ddma_get_nextptr_virt(dp);
Pete Popov26a940e2005-09-15 08:03:12 +000080}
81
82void auide_outsw(unsigned long port, void *addr, u32 count)
83{
Jordan Crouse8f29e652005-12-15 02:17:46 +010084 _auide_hwif *ahwif = &auide_hwif;
85 chan_tab_t *ctp;
86 au1x_ddma_desc_t *dp;
Pete Popov26a940e2005-09-15 08:03:12 +000087
Jordan Crouse8f29e652005-12-15 02:17:46 +010088 if(!put_source_flags(ahwif->tx_chan, (void*)addr,
89 count << 1, DDMA_FLAGS_NOIE)) {
90 printk(KERN_ERR "%s failed %d\n", __FUNCTION__, __LINE__);
91 return;
92 }
93 ctp = *((chan_tab_t **)ahwif->tx_chan);
94 dp = ctp->cur_ptr;
95 while (dp->dscr_cmd0 & DSCR_CMD0_V)
96 ;
97 ctp->cur_ptr = au1xxx_ddma_get_nextptr_virt(dp);
98}
99
Pete Popov26a940e2005-09-15 08:03:12 +0000100#endif
Pete Popov26a940e2005-09-15 08:03:12 +0000101
Bartlomiej Zolnierkiewicz26bcb872007-10-11 23:54:00 +0200102static void au1xxx_set_pio_mode(ide_drive_t *drive, const u8 pio)
Pete Popov26a940e2005-09-15 08:03:12 +0000103{
Bartlomiej Zolnierkiewicz88b2b322007-10-13 17:47:51 +0200104 int mem_sttime = 0, mem_stcfg = au_readl(MEM_STCFG2);
Pete Popov26a940e2005-09-15 08:03:12 +0000105
Jordan Crouse8f29e652005-12-15 02:17:46 +0100106 /* set pio mode! */
107 switch(pio) {
108 case 0:
109 mem_sttime = SBC_IDE_TIMING(PIO0);
Pete Popov26a940e2005-09-15 08:03:12 +0000110
Jordan Crouse8f29e652005-12-15 02:17:46 +0100111 /* set configuration for RCS2# */
112 mem_stcfg |= TS_MASK;
113 mem_stcfg &= ~TCSOE_MASK;
114 mem_stcfg &= ~TOECS_MASK;
115 mem_stcfg |= SBC_IDE_PIO0_TCSOE | SBC_IDE_PIO0_TOECS;
116 break;
Pete Popov26a940e2005-09-15 08:03:12 +0000117
Jordan Crouse8f29e652005-12-15 02:17:46 +0100118 case 1:
119 mem_sttime = SBC_IDE_TIMING(PIO1);
Pete Popov26a940e2005-09-15 08:03:12 +0000120
Jordan Crouse8f29e652005-12-15 02:17:46 +0100121 /* set configuration for RCS2# */
122 mem_stcfg |= TS_MASK;
123 mem_stcfg &= ~TCSOE_MASK;
124 mem_stcfg &= ~TOECS_MASK;
125 mem_stcfg |= SBC_IDE_PIO1_TCSOE | SBC_IDE_PIO1_TOECS;
126 break;
Pete Popov26a940e2005-09-15 08:03:12 +0000127
Jordan Crouse8f29e652005-12-15 02:17:46 +0100128 case 2:
129 mem_sttime = SBC_IDE_TIMING(PIO2);
Pete Popov26a940e2005-09-15 08:03:12 +0000130
Jordan Crouse8f29e652005-12-15 02:17:46 +0100131 /* set configuration for RCS2# */
132 mem_stcfg &= ~TS_MASK;
133 mem_stcfg &= ~TCSOE_MASK;
134 mem_stcfg &= ~TOECS_MASK;
135 mem_stcfg |= SBC_IDE_PIO2_TCSOE | SBC_IDE_PIO2_TOECS;
136 break;
Pete Popov26a940e2005-09-15 08:03:12 +0000137
Jordan Crouse8f29e652005-12-15 02:17:46 +0100138 case 3:
139 mem_sttime = SBC_IDE_TIMING(PIO3);
Pete Popov26a940e2005-09-15 08:03:12 +0000140
Jordan Crouse8f29e652005-12-15 02:17:46 +0100141 /* set configuration for RCS2# */
142 mem_stcfg &= ~TS_MASK;
143 mem_stcfg &= ~TCSOE_MASK;
144 mem_stcfg &= ~TOECS_MASK;
145 mem_stcfg |= SBC_IDE_PIO3_TCSOE | SBC_IDE_PIO3_TOECS;
Pete Popov26a940e2005-09-15 08:03:12 +0000146
Jordan Crouse8f29e652005-12-15 02:17:46 +0100147 break;
Pete Popov26a940e2005-09-15 08:03:12 +0000148
Jordan Crouse8f29e652005-12-15 02:17:46 +0100149 case 4:
150 mem_sttime = SBC_IDE_TIMING(PIO4);
Pete Popov26a940e2005-09-15 08:03:12 +0000151
Jordan Crouse8f29e652005-12-15 02:17:46 +0100152 /* set configuration for RCS2# */
153 mem_stcfg &= ~TS_MASK;
154 mem_stcfg &= ~TCSOE_MASK;
155 mem_stcfg &= ~TOECS_MASK;
156 mem_stcfg |= SBC_IDE_PIO4_TCSOE | SBC_IDE_PIO4_TOECS;
157 break;
158 }
159
160 au_writel(mem_sttime,MEM_STTIME2);
161 au_writel(mem_stcfg,MEM_STCFG2);
Pete Popov26a940e2005-09-15 08:03:12 +0000162}
163
Bartlomiej Zolnierkiewicz88b2b322007-10-13 17:47:51 +0200164static void auide_set_dma_mode(ide_drive_t *drive, const u8 speed)
Pete Popov26a940e2005-09-15 08:03:12 +0000165{
Bartlomiej Zolnierkiewicz88b2b322007-10-13 17:47:51 +0200166 int mem_sttime = 0, mem_stcfg = au_readl(MEM_STCFG2);
Pete Popov26a940e2005-09-15 08:03:12 +0000167
Jordan Crouse8f29e652005-12-15 02:17:46 +0100168 switch(speed) {
Pete Popov26a940e2005-09-15 08:03:12 +0000169#ifdef CONFIG_BLK_DEV_IDE_AU1XXX_MDMA2_DBDMA
Jordan Crouse8f29e652005-12-15 02:17:46 +0100170 case XFER_MW_DMA_2:
171 mem_sttime = SBC_IDE_TIMING(MDMA2);
Pete Popov26a940e2005-09-15 08:03:12 +0000172
Jordan Crouse8f29e652005-12-15 02:17:46 +0100173 /* set configuration for RCS2# */
174 mem_stcfg &= ~TS_MASK;
175 mem_stcfg &= ~TCSOE_MASK;
176 mem_stcfg &= ~TOECS_MASK;
177 mem_stcfg |= SBC_IDE_MDMA2_TCSOE | SBC_IDE_MDMA2_TOECS;
Pete Popov26a940e2005-09-15 08:03:12 +0000178
Jordan Crouse8f29e652005-12-15 02:17:46 +0100179 break;
180 case XFER_MW_DMA_1:
181 mem_sttime = SBC_IDE_TIMING(MDMA1);
Pete Popov26a940e2005-09-15 08:03:12 +0000182
Jordan Crouse8f29e652005-12-15 02:17:46 +0100183 /* set configuration for RCS2# */
184 mem_stcfg &= ~TS_MASK;
185 mem_stcfg &= ~TCSOE_MASK;
186 mem_stcfg &= ~TOECS_MASK;
187 mem_stcfg |= SBC_IDE_MDMA1_TCSOE | SBC_IDE_MDMA1_TOECS;
188
Jordan Crouse8f29e652005-12-15 02:17:46 +0100189 break;
190 case XFER_MW_DMA_0:
191 mem_sttime = SBC_IDE_TIMING(MDMA0);
192
193 /* set configuration for RCS2# */
194 mem_stcfg |= TS_MASK;
195 mem_stcfg &= ~TCSOE_MASK;
196 mem_stcfg &= ~TOECS_MASK;
197 mem_stcfg |= SBC_IDE_MDMA0_TCSOE | SBC_IDE_MDMA0_TOECS;
198
Jordan Crouse8f29e652005-12-15 02:17:46 +0100199 break;
Pete Popov26a940e2005-09-15 08:03:12 +0000200#endif
Jordan Crouse8f29e652005-12-15 02:17:46 +0100201 default:
Bartlomiej Zolnierkiewicz88b2b322007-10-13 17:47:51 +0200202 return;
Jordan Crouse8f29e652005-12-15 02:17:46 +0100203 }
Bartlomiej Zolnierkiewicza523a172007-02-17 02:40:23 +0100204
Jordan Crouse8f29e652005-12-15 02:17:46 +0100205 au_writel(mem_sttime,MEM_STTIME2);
206 au_writel(mem_stcfg,MEM_STCFG2);
Pete Popov26a940e2005-09-15 08:03:12 +0000207}
208
209/*
210 * Multi-Word DMA + DbDMA functions
211 */
Pete Popov26a940e2005-09-15 08:03:12 +0000212
Jordan Crouse8f29e652005-12-15 02:17:46 +0100213#ifdef CONFIG_BLK_DEV_IDE_AU1XXX_MDMA2_DBDMA
Pete Popov26a940e2005-09-15 08:03:12 +0000214
215static int auide_build_sglist(ide_drive_t *drive, struct request *rq)
216{
Jordan Crouse8f29e652005-12-15 02:17:46 +0100217 ide_hwif_t *hwif = drive->hwif;
218 _auide_hwif *ahwif = (_auide_hwif*)hwif->hwif_data;
219 struct scatterlist *sg = hwif->sg_table;
Pete Popov26a940e2005-09-15 08:03:12 +0000220
Jordan Crouse8f29e652005-12-15 02:17:46 +0100221 ide_map_sg(drive, rq);
Pete Popov26a940e2005-09-15 08:03:12 +0000222
Jordan Crouse8f29e652005-12-15 02:17:46 +0100223 if (rq_data_dir(rq) == READ)
224 hwif->sg_dma_direction = DMA_FROM_DEVICE;
225 else
226 hwif->sg_dma_direction = DMA_TO_DEVICE;
Pete Popov26a940e2005-09-15 08:03:12 +0000227
Jordan Crouse8f29e652005-12-15 02:17:46 +0100228 return dma_map_sg(ahwif->dev, sg, hwif->sg_nents,
229 hwif->sg_dma_direction);
Pete Popov26a940e2005-09-15 08:03:12 +0000230}
231
232static int auide_build_dmatable(ide_drive_t *drive)
233{
Jordan Crouse8f29e652005-12-15 02:17:46 +0100234 int i, iswrite, count = 0;
235 ide_hwif_t *hwif = HWIF(drive);
Pete Popov26a940e2005-09-15 08:03:12 +0000236
Jordan Crouse8f29e652005-12-15 02:17:46 +0100237 struct request *rq = HWGROUP(drive)->rq;
Pete Popov26a940e2005-09-15 08:03:12 +0000238
Jordan Crouse8f29e652005-12-15 02:17:46 +0100239 _auide_hwif *ahwif = (_auide_hwif*)hwif->hwif_data;
240 struct scatterlist *sg;
Pete Popov26a940e2005-09-15 08:03:12 +0000241
Jordan Crouse8f29e652005-12-15 02:17:46 +0100242 iswrite = (rq_data_dir(rq) == WRITE);
243 /* Save for interrupt context */
244 ahwif->drive = drive;
Pete Popov26a940e2005-09-15 08:03:12 +0000245
Jordan Crouse8f29e652005-12-15 02:17:46 +0100246 /* Build sglist */
247 hwif->sg_nents = i = auide_build_sglist(drive, rq);
Pete Popov26a940e2005-09-15 08:03:12 +0000248
Jordan Crouse8f29e652005-12-15 02:17:46 +0100249 if (!i)
250 return 0;
Pete Popov26a940e2005-09-15 08:03:12 +0000251
Jordan Crouse8f29e652005-12-15 02:17:46 +0100252 /* fill the descriptors */
253 sg = hwif->sg_table;
254 while (i && sg_dma_len(sg)) {
255 u32 cur_addr;
256 u32 cur_len;
Pete Popov26a940e2005-09-15 08:03:12 +0000257
Jordan Crouse8f29e652005-12-15 02:17:46 +0100258 cur_addr = sg_dma_address(sg);
259 cur_len = sg_dma_len(sg);
Pete Popov26a940e2005-09-15 08:03:12 +0000260
Jordan Crouse8f29e652005-12-15 02:17:46 +0100261 while (cur_len) {
262 u32 flags = DDMA_FLAGS_NOIE;
263 unsigned int tc = (cur_len < 0xfe00)? cur_len: 0xfe00;
Pete Popov26a940e2005-09-15 08:03:12 +0000264
Jordan Crouse8f29e652005-12-15 02:17:46 +0100265 if (++count >= PRD_ENTRIES) {
266 printk(KERN_WARNING "%s: DMA table too small\n",
267 drive->name);
268 goto use_pio_instead;
269 }
Pete Popov26a940e2005-09-15 08:03:12 +0000270
Jordan Crouse8f29e652005-12-15 02:17:46 +0100271 /* Lets enable intr for the last descriptor only */
272 if (1==i)
273 flags = DDMA_FLAGS_IE;
274 else
275 flags = DDMA_FLAGS_NOIE;
Pete Popov26a940e2005-09-15 08:03:12 +0000276
Jordan Crouse8f29e652005-12-15 02:17:46 +0100277 if (iswrite) {
278 if(!put_source_flags(ahwif->tx_chan,
279 (void*)(page_address(sg->page)
280 + sg->offset),
281 tc, flags)) {
282 printk(KERN_ERR "%s failed %d\n",
283 __FUNCTION__, __LINE__);
Pete Popov26a940e2005-09-15 08:03:12 +0000284 }
Jordan Crouse8f29e652005-12-15 02:17:46 +0100285 } else
Pete Popov26a940e2005-09-15 08:03:12 +0000286 {
Jordan Crouse8f29e652005-12-15 02:17:46 +0100287 if(!put_dest_flags(ahwif->rx_chan,
288 (void*)(page_address(sg->page)
289 + sg->offset),
290 tc, flags)) {
291 printk(KERN_ERR "%s failed %d\n",
292 __FUNCTION__, __LINE__);
Pete Popov26a940e2005-09-15 08:03:12 +0000293 }
Jordan Crouse8f29e652005-12-15 02:17:46 +0100294 }
Pete Popov26a940e2005-09-15 08:03:12 +0000295
Jordan Crouse8f29e652005-12-15 02:17:46 +0100296 cur_addr += tc;
297 cur_len -= tc;
298 }
299 sg++;
300 i--;
301 }
Pete Popov26a940e2005-09-15 08:03:12 +0000302
Jordan Crouse8f29e652005-12-15 02:17:46 +0100303 if (count)
304 return 1;
Pete Popov26a940e2005-09-15 08:03:12 +0000305
Jordan Crouse8f29e652005-12-15 02:17:46 +0100306 use_pio_instead:
307 dma_unmap_sg(ahwif->dev,
308 hwif->sg_table,
309 hwif->sg_nents,
310 hwif->sg_dma_direction);
Pete Popov26a940e2005-09-15 08:03:12 +0000311
Jordan Crouse8f29e652005-12-15 02:17:46 +0100312 return 0; /* revert to PIO for this request */
Pete Popov26a940e2005-09-15 08:03:12 +0000313}
314
315static int auide_dma_end(ide_drive_t *drive)
316{
Jordan Crouse8f29e652005-12-15 02:17:46 +0100317 ide_hwif_t *hwif = HWIF(drive);
318 _auide_hwif *ahwif = (_auide_hwif*)hwif->hwif_data;
Pete Popov26a940e2005-09-15 08:03:12 +0000319
Jordan Crouse8f29e652005-12-15 02:17:46 +0100320 if (hwif->sg_nents) {
321 dma_unmap_sg(ahwif->dev, hwif->sg_table, hwif->sg_nents,
322 hwif->sg_dma_direction);
323 hwif->sg_nents = 0;
324 }
Pete Popov26a940e2005-09-15 08:03:12 +0000325
Jordan Crouse8f29e652005-12-15 02:17:46 +0100326 return 0;
Pete Popov26a940e2005-09-15 08:03:12 +0000327}
328
329static void auide_dma_start(ide_drive_t *drive )
330{
Pete Popov26a940e2005-09-15 08:03:12 +0000331}
332
Pete Popov26a940e2005-09-15 08:03:12 +0000333
334static void auide_dma_exec_cmd(ide_drive_t *drive, u8 command)
335{
Jordan Crouse8f29e652005-12-15 02:17:46 +0100336 /* issue cmd to drive */
337 ide_execute_command(drive, command, &ide_dma_intr,
338 (2*WAIT_CMD), NULL);
Pete Popov26a940e2005-09-15 08:03:12 +0000339}
340
341static int auide_dma_setup(ide_drive_t *drive)
Jordan Crouse8f29e652005-12-15 02:17:46 +0100342{
343 struct request *rq = HWGROUP(drive)->rq;
Pete Popov26a940e2005-09-15 08:03:12 +0000344
Jordan Crouse8f29e652005-12-15 02:17:46 +0100345 if (!auide_build_dmatable(drive)) {
346 ide_map_sg(drive, rq);
347 return 1;
348 }
Pete Popov26a940e2005-09-15 08:03:12 +0000349
Jordan Crouse8f29e652005-12-15 02:17:46 +0100350 drive->waiting_for_dma = 1;
351 return 0;
Pete Popov26a940e2005-09-15 08:03:12 +0000352}
353
354static int auide_dma_check(ide_drive_t *drive)
355{
Bartlomiej Zolnierkiewicz75b1d972007-07-09 23:17:57 +0200356 u8 speed = ide_max_dma_mode(drive);
Jordan Crouse8f29e652005-12-15 02:17:46 +0100357
358 if( dbdma_init_done == 0 ){
359 auide_hwif.white_list = ide_in_drive_list(drive->id,
360 dma_white_list);
361 auide_hwif.black_list = ide_in_drive_list(drive->id,
362 dma_black_list);
363 auide_hwif.drive = drive;
364 auide_ddma_init(&auide_hwif);
365 dbdma_init_done = 1;
366 }
Pete Popov26a940e2005-09-15 08:03:12 +0000367
Jordan Crouse8f29e652005-12-15 02:17:46 +0100368 /* Is the drive in our DMA black list? */
Pete Popov26a940e2005-09-15 08:03:12 +0000369
Jordan Crouse8f29e652005-12-15 02:17:46 +0100370 if ( auide_hwif.black_list ) {
371 drive->using_dma = 0;
372
373 /* Borrowed the warning message from ide-dma.c */
374
375 printk(KERN_WARNING "%s: Disabling DMA for %s (blacklisted)\n",
376 drive->name, drive->id->model);
377 }
378 else
379 drive->using_dma = 1;
380
Jordan Crouse8f29e652005-12-15 02:17:46 +0100381 if (drive->autodma && (speed & XFER_MODE) != XFER_PIO)
Bartlomiej Zolnierkiewicz3608b5d2007-02-17 02:40:26 +0100382 return 0;
Jordan Crouse8f29e652005-12-15 02:17:46 +0100383
Bartlomiej Zolnierkiewicz3608b5d2007-02-17 02:40:26 +0100384 return -1;
Pete Popov26a940e2005-09-15 08:03:12 +0000385}
386
387static int auide_dma_test_irq(ide_drive_t *drive)
Jordan Crouse8f29e652005-12-15 02:17:46 +0100388{
389 if (drive->waiting_for_dma == 0)
390 printk(KERN_WARNING "%s: ide_dma_test_irq \
Pete Popov26a940e2005-09-15 08:03:12 +0000391 called while not waiting\n", drive->name);
392
Jordan Crouse8f29e652005-12-15 02:17:46 +0100393 /* If dbdma didn't execute the STOP command yet, the
394 * active bit is still set
Pete Popov26a940e2005-09-15 08:03:12 +0000395 */
Jordan Crouse8f29e652005-12-15 02:17:46 +0100396 drive->waiting_for_dma++;
397 if (drive->waiting_for_dma >= DMA_WAIT_TIMEOUT) {
398 printk(KERN_WARNING "%s: timeout waiting for ddma to \
Pete Popov26a940e2005-09-15 08:03:12 +0000399 complete\n", drive->name);
Jordan Crouse8f29e652005-12-15 02:17:46 +0100400 return 1;
401 }
402 udelay(10);
403 return 0;
Pete Popov26a940e2005-09-15 08:03:12 +0000404}
405
Bartlomiej Zolnierkiewiczccf35282007-02-17 02:40:26 +0100406static void auide_dma_host_on(ide_drive_t *drive)
Pete Popov26a940e2005-09-15 08:03:12 +0000407{
Pete Popov26a940e2005-09-15 08:03:12 +0000408}
409
410static int auide_dma_on(ide_drive_t *drive)
411{
Jordan Crouse8f29e652005-12-15 02:17:46 +0100412 drive->using_dma = 1;
Bartlomiej Zolnierkiewiczccf35282007-02-17 02:40:26 +0100413
414 return 0;
Pete Popov26a940e2005-09-15 08:03:12 +0000415}
416
Bartlomiej Zolnierkiewicz7469aaf2007-02-17 02:40:26 +0100417static void auide_dma_host_off(ide_drive_t *drive)
Pete Popov26a940e2005-09-15 08:03:12 +0000418{
Pete Popov26a940e2005-09-15 08:03:12 +0000419}
420
Bartlomiej Zolnierkiewicz7469aaf2007-02-17 02:40:26 +0100421static void auide_dma_off_quietly(ide_drive_t *drive)
Pete Popov26a940e2005-09-15 08:03:12 +0000422{
Jordan Crouse8f29e652005-12-15 02:17:46 +0100423 drive->using_dma = 0;
Pete Popov26a940e2005-09-15 08:03:12 +0000424}
425
Sergei Shtylyov841d2a92007-07-09 23:17:54 +0200426static void auide_dma_lost_irq(ide_drive_t *drive)
Pete Popov26a940e2005-09-15 08:03:12 +0000427{
Jordan Crouse8f29e652005-12-15 02:17:46 +0100428 printk(KERN_ERR "%s: IRQ lost\n", drive->name);
Pete Popov26a940e2005-09-15 08:03:12 +0000429}
430
Ralf Baechle53e62d32006-09-25 23:32:10 -0700431static void auide_ddma_tx_callback(int irq, void *param)
Pete Popov26a940e2005-09-15 08:03:12 +0000432{
Jordan Crouse8f29e652005-12-15 02:17:46 +0100433 _auide_hwif *ahwif = (_auide_hwif*)param;
434 ahwif->drive->waiting_for_dma = 0;
Pete Popov26a940e2005-09-15 08:03:12 +0000435}
436
Ralf Baechle53e62d32006-09-25 23:32:10 -0700437static void auide_ddma_rx_callback(int irq, void *param)
Pete Popov26a940e2005-09-15 08:03:12 +0000438{
Jordan Crouse8f29e652005-12-15 02:17:46 +0100439 _auide_hwif *ahwif = (_auide_hwif*)param;
440 ahwif->drive->waiting_for_dma = 0;
Pete Popov26a940e2005-09-15 08:03:12 +0000441}
442
Jordan Crouse8f29e652005-12-15 02:17:46 +0100443#endif /* end CONFIG_BLK_DEV_IDE_AU1XXX_MDMA2_DBDMA */
444
445static void auide_init_dbdma_dev(dbdev_tab_t *dev, u32 dev_id, u32 tsize, u32 devwidth, u32 flags)
446{
447 dev->dev_id = dev_id;
448 dev->dev_physaddr = (u32)AU1XXX_ATA_PHYS_ADDR;
449 dev->dev_intlevel = 0;
450 dev->dev_intpolarity = 0;
451 dev->dev_tsize = tsize;
452 dev->dev_devwidth = devwidth;
453 dev->dev_flags = flags;
454}
455
456#if defined(CONFIG_BLK_DEV_IDE_AU1XXX_MDMA2_DBDMA)
457
Sergei Shtylyovc283f5d2007-07-09 23:17:54 +0200458static void auide_dma_timeout(ide_drive_t *drive)
Pete Popov26a940e2005-09-15 08:03:12 +0000459{
Sergei Shtylyovc283f5d2007-07-09 23:17:54 +0200460 ide_hwif_t *hwif = HWIF(drive);
Pete Popov26a940e2005-09-15 08:03:12 +0000461
Jordan Crouse8f29e652005-12-15 02:17:46 +0100462 printk(KERN_ERR "%s: DMA timeout occurred: ", drive->name);
Pete Popov26a940e2005-09-15 08:03:12 +0000463
Sergei Shtylyovc283f5d2007-07-09 23:17:54 +0200464 if (hwif->ide_dma_test_irq(drive))
465 return;
Pete Popov26a940e2005-09-15 08:03:12 +0000466
Sergei Shtylyovc283f5d2007-07-09 23:17:54 +0200467 hwif->ide_dma_end(drive);
Pete Popov26a940e2005-09-15 08:03:12 +0000468}
Jordan Crouse8f29e652005-12-15 02:17:46 +0100469
Pete Popov26a940e2005-09-15 08:03:12 +0000470
Jordan Crouse8f29e652005-12-15 02:17:46 +0100471static int auide_ddma_init(_auide_hwif *auide) {
472
473 dbdev_tab_t source_dev_tab, target_dev_tab;
474 u32 dev_id, tsize, devwidth, flags;
475 ide_hwif_t *hwif = auide->hwif;
Pete Popov26a940e2005-09-15 08:03:12 +0000476
Jordan Crouse8f29e652005-12-15 02:17:46 +0100477 dev_id = AU1XXX_ATA_DDMA_REQ;
478
479 if (auide->white_list || auide->black_list) {
480 tsize = 8;
481 devwidth = 32;
482 }
483 else {
484 tsize = 1;
485 devwidth = 16;
486
487 printk(KERN_ERR "au1xxx-ide: %s is not on ide driver whitelist.\n",auide_hwif.drive->id->model);
488 printk(KERN_ERR " please read 'Documentation/mips/AU1xxx_IDE.README'");
489 }
490
491#ifdef IDE_AU1XXX_BURSTMODE
492 flags = DEV_FLAGS_SYNC | DEV_FLAGS_BURSTABLE;
493#else
494 flags = DEV_FLAGS_SYNC;
495#endif
496
497 /* setup dev_tab for tx channel */
498 auide_init_dbdma_dev( &source_dev_tab,
499 dev_id,
500 tsize, devwidth, DEV_FLAGS_OUT | flags);
501 auide->tx_dev_id = au1xxx_ddma_add_device( &source_dev_tab );
502
503 auide_init_dbdma_dev( &source_dev_tab,
504 dev_id,
505 tsize, devwidth, DEV_FLAGS_IN | flags);
506 auide->rx_dev_id = au1xxx_ddma_add_device( &source_dev_tab );
507
508 /* We also need to add a target device for the DMA */
509 auide_init_dbdma_dev( &target_dev_tab,
510 (u32)DSCR_CMD0_ALWAYS,
511 tsize, devwidth, DEV_FLAGS_ANYUSE);
512 auide->target_dev_id = au1xxx_ddma_add_device(&target_dev_tab);
513
514 /* Get a channel for TX */
515 auide->tx_chan = au1xxx_dbdma_chan_alloc(auide->target_dev_id,
516 auide->tx_dev_id,
517 auide_ddma_tx_callback,
518 (void*)auide);
519
520 /* Get a channel for RX */
521 auide->rx_chan = au1xxx_dbdma_chan_alloc(auide->rx_dev_id,
522 auide->target_dev_id,
523 auide_ddma_rx_callback,
524 (void*)auide);
525
526 auide->tx_desc_head = (void*)au1xxx_dbdma_ring_alloc(auide->tx_chan,
527 NUM_DESCRIPTORS);
528 auide->rx_desc_head = (void*)au1xxx_dbdma_ring_alloc(auide->rx_chan,
529 NUM_DESCRIPTORS);
530
531 hwif->dmatable_cpu = dma_alloc_coherent(auide->dev,
532 PRD_ENTRIES * PRD_BYTES, /* 1 Page */
533 &hwif->dmatable_dma, GFP_KERNEL);
534
535 au1xxx_dbdma_start( auide->tx_chan );
536 au1xxx_dbdma_start( auide->rx_chan );
537
538 return 0;
539}
540#else
541
Pete Popov26a940e2005-09-15 08:03:12 +0000542static int auide_ddma_init( _auide_hwif *auide )
543{
Jordan Crouse8f29e652005-12-15 02:17:46 +0100544 dbdev_tab_t source_dev_tab;
545 int flags;
Pete Popov26a940e2005-09-15 08:03:12 +0000546
Jordan Crouse8f29e652005-12-15 02:17:46 +0100547#ifdef IDE_AU1XXX_BURSTMODE
548 flags = DEV_FLAGS_SYNC | DEV_FLAGS_BURSTABLE;
Pete Popov26a940e2005-09-15 08:03:12 +0000549#else
Jordan Crouse8f29e652005-12-15 02:17:46 +0100550 flags = DEV_FLAGS_SYNC;
Pete Popov26a940e2005-09-15 08:03:12 +0000551#endif
552
Jordan Crouse8f29e652005-12-15 02:17:46 +0100553 /* setup dev_tab for tx channel */
554 auide_init_dbdma_dev( &source_dev_tab,
555 (u32)DSCR_CMD0_ALWAYS,
556 8, 32, DEV_FLAGS_OUT | flags);
557 auide->tx_dev_id = au1xxx_ddma_add_device( &source_dev_tab );
Pete Popov26a940e2005-09-15 08:03:12 +0000558
Jordan Crouse8f29e652005-12-15 02:17:46 +0100559 auide_init_dbdma_dev( &source_dev_tab,
560 (u32)DSCR_CMD0_ALWAYS,
561 8, 32, DEV_FLAGS_IN | flags);
562 auide->rx_dev_id = au1xxx_ddma_add_device( &source_dev_tab );
563
564 /* Get a channel for TX */
565 auide->tx_chan = au1xxx_dbdma_chan_alloc(DSCR_CMD0_ALWAYS,
566 auide->tx_dev_id,
567 NULL,
568 (void*)auide);
569
570 /* Get a channel for RX */
571 auide->rx_chan = au1xxx_dbdma_chan_alloc(auide->rx_dev_id,
572 DSCR_CMD0_ALWAYS,
573 NULL,
574 (void*)auide);
575
576 auide->tx_desc_head = (void*)au1xxx_dbdma_ring_alloc(auide->tx_chan,
577 NUM_DESCRIPTORS);
578 auide->rx_desc_head = (void*)au1xxx_dbdma_ring_alloc(auide->rx_chan,
579 NUM_DESCRIPTORS);
580
581 au1xxx_dbdma_start( auide->tx_chan );
582 au1xxx_dbdma_start( auide->rx_chan );
583
584 return 0;
Pete Popov26a940e2005-09-15 08:03:12 +0000585}
Jordan Crouse8f29e652005-12-15 02:17:46 +0100586#endif
Pete Popov26a940e2005-09-15 08:03:12 +0000587
588static void auide_setup_ports(hw_regs_t *hw, _auide_hwif *ahwif)
589{
Jordan Crouse8f29e652005-12-15 02:17:46 +0100590 int i;
591 unsigned long *ata_regs = hw->io_ports;
Pete Popov26a940e2005-09-15 08:03:12 +0000592
Jordan Crouse8f29e652005-12-15 02:17:46 +0100593 /* FIXME? */
594 for (i = 0; i < IDE_CONTROL_OFFSET; i++) {
595 *ata_regs++ = ahwif->regbase + (i << AU1XXX_ATA_REG_OFFSET);
596 }
Pete Popov26a940e2005-09-15 08:03:12 +0000597
Jordan Crouse8f29e652005-12-15 02:17:46 +0100598 /* set the Alternative Status register */
599 *ata_regs = ahwif->regbase + (14 << AU1XXX_ATA_REG_OFFSET);
Pete Popov26a940e2005-09-15 08:03:12 +0000600}
601
602static int au_ide_probe(struct device *dev)
603{
604 struct platform_device *pdev = to_platform_device(dev);
Jordan Crouse8f29e652005-12-15 02:17:46 +0100605 _auide_hwif *ahwif = &auide_hwif;
606 ide_hwif_t *hwif;
Pete Popov26a940e2005-09-15 08:03:12 +0000607 struct resource *res;
Ralf Baechle1918fd62007-03-17 21:57:24 +0100608 hw_regs_t *hw;
Pete Popov26a940e2005-09-15 08:03:12 +0000609 int ret = 0;
610
611#if defined(CONFIG_BLK_DEV_IDE_AU1XXX_MDMA2_DBDMA)
Jordan Crouse8f29e652005-12-15 02:17:46 +0100612 char *mode = "MWDMA2";
Pete Popov26a940e2005-09-15 08:03:12 +0000613#elif defined(CONFIG_BLK_DEV_IDE_AU1XXX_PIO_DBDMA)
Jordan Crouse8f29e652005-12-15 02:17:46 +0100614 char *mode = "PIO+DDMA(offload)";
Pete Popov26a940e2005-09-15 08:03:12 +0000615#endif
616
Jordan Crouse8f29e652005-12-15 02:17:46 +0100617 memset(&auide_hwif, 0, sizeof(_auide_hwif));
618 auide_hwif.dev = 0;
Pete Popov26a940e2005-09-15 08:03:12 +0000619
620 ahwif->dev = dev;
621 ahwif->irq = platform_get_irq(pdev, 0);
622
623 res = platform_get_resource(pdev, IORESOURCE_MEM, 0);
624
625 if (res == NULL) {
626 pr_debug("%s %d: no base address\n", DRV_NAME, pdev->id);
627 ret = -ENODEV;
628 goto out;
629 }
David Vrabel48944732006-01-19 17:56:29 +0000630 if (ahwif->irq < 0) {
631 pr_debug("%s %d: no IRQ\n", DRV_NAME, pdev->id);
632 ret = -ENODEV;
633 goto out;
634 }
Pete Popov26a940e2005-09-15 08:03:12 +0000635
Jordan Crouse8f29e652005-12-15 02:17:46 +0100636 if (!request_mem_region (res->start, res->end-res->start, pdev->name)) {
Pete Popov26a940e2005-09-15 08:03:12 +0000637 pr_debug("%s: request_mem_region failed\n", DRV_NAME);
Jordan Crouse8f29e652005-12-15 02:17:46 +0100638 ret = -EBUSY;
Pete Popov26a940e2005-09-15 08:03:12 +0000639 goto out;
Jordan Crouse8f29e652005-12-15 02:17:46 +0100640 }
Pete Popov26a940e2005-09-15 08:03:12 +0000641
642 ahwif->regbase = (u32)ioremap(res->start, res->end-res->start);
643 if (ahwif->regbase == 0) {
644 ret = -ENOMEM;
645 goto out;
646 }
647
Jordan Crouse8f29e652005-12-15 02:17:46 +0100648 /* FIXME: This might possibly break PCMCIA IDE devices */
Pete Popov26a940e2005-09-15 08:03:12 +0000649
Jordan Crouse8f29e652005-12-15 02:17:46 +0100650 hwif = &ide_hwifs[pdev->id];
Ralf Baechle1918fd62007-03-17 21:57:24 +0100651 hw = &hwif->hw;
Jordan Crouse8f29e652005-12-15 02:17:46 +0100652 hwif->irq = hw->irq = ahwif->irq;
653 hwif->chipset = ide_au1xxx;
654
655 auide_setup_ports(hw, ahwif);
Pete Popov26a940e2005-09-15 08:03:12 +0000656 memcpy(hwif->io_ports, hw->io_ports, sizeof(hwif->io_ports));
657
Jordan Crouse8f29e652005-12-15 02:17:46 +0100658 hwif->ultra_mask = 0x0; /* Disable Ultra DMA */
Pete Popov26a940e2005-09-15 08:03:12 +0000659#ifdef CONFIG_BLK_DEV_IDE_AU1XXX_MDMA2_DBDMA
Jordan Crouse8f29e652005-12-15 02:17:46 +0100660 hwif->mwdma_mask = 0x07; /* Multimode-2 DMA */
661 hwif->swdma_mask = 0x00;
Pete Popov26a940e2005-09-15 08:03:12 +0000662#else
Jordan Crouse8f29e652005-12-15 02:17:46 +0100663 hwif->mwdma_mask = 0x0;
664 hwif->swdma_mask = 0x0;
Pete Popov26a940e2005-09-15 08:03:12 +0000665#endif
Pete Popov26a940e2005-09-15 08:03:12 +0000666
Bartlomiej Zolnierkiewicz4099d142007-07-20 01:11:59 +0200667 hwif->pio_mask = ATA_PIO4;
Bartlomiej Zolnierkiewicz88b2b322007-10-13 17:47:51 +0200668 hwif->host_flags = IDE_HFLAG_POST_SET_MODE;
Bartlomiej Zolnierkiewicz4099d142007-07-20 01:11:59 +0200669
Jordan Crouse8f29e652005-12-15 02:17:46 +0100670 hwif->noprobe = 0;
671 hwif->drives[0].unmask = 1;
672 hwif->drives[1].unmask = 1;
Pete Popov26a940e2005-09-15 08:03:12 +0000673
Jordan Crouse8f29e652005-12-15 02:17:46 +0100674 /* hold should be on in all cases */
675 hwif->hold = 1;
Bartlomiej Zolnierkiewicz2ad1e552007-02-17 02:40:25 +0100676
677 hwif->mmio = 1;
Pete Popov26a940e2005-09-15 08:03:12 +0000678
Jordan Crouse8f29e652005-12-15 02:17:46 +0100679 /* If the user has selected DDMA assisted copies,
680 then set up a few local I/O function entry points
681 */
682
683#ifdef CONFIG_BLK_DEV_IDE_AU1XXX_PIO_DBDMA
684 hwif->INSW = auide_insw;
685 hwif->OUTSW = auide_outsw;
686#endif
687
Bartlomiej Zolnierkiewicz26bcb872007-10-11 23:54:00 +0200688 hwif->set_pio_mode = &au1xxx_set_pio_mode;
Bartlomiej Zolnierkiewicz88b2b322007-10-13 17:47:51 +0200689 hwif->set_dma_mode = &auide_set_dma_mode;
Pete Popov26a940e2005-09-15 08:03:12 +0000690
691#ifdef CONFIG_BLK_DEV_IDE_AU1XXX_MDMA2_DBDMA
Bartlomiej Zolnierkiewicz7469aaf2007-02-17 02:40:26 +0100692 hwif->dma_off_quietly = &auide_dma_off_quietly;
Sergei Shtylyovc283f5d2007-07-09 23:17:54 +0200693 hwif->dma_timeout = &auide_dma_timeout;
Pete Popov26a940e2005-09-15 08:03:12 +0000694
Jordan Crouse8f29e652005-12-15 02:17:46 +0100695 hwif->ide_dma_check = &auide_dma_check;
696 hwif->dma_exec_cmd = &auide_dma_exec_cmd;
697 hwif->dma_start = &auide_dma_start;
698 hwif->ide_dma_end = &auide_dma_end;
699 hwif->dma_setup = &auide_dma_setup;
700 hwif->ide_dma_test_irq = &auide_dma_test_irq;
Bartlomiej Zolnierkiewicz7469aaf2007-02-17 02:40:26 +0100701 hwif->dma_host_off = &auide_dma_host_off;
Bartlomiej Zolnierkiewiczccf35282007-02-17 02:40:26 +0100702 hwif->dma_host_on = &auide_dma_host_on;
Sergei Shtylyov841d2a92007-07-09 23:17:54 +0200703 hwif->dma_lost_irq = &auide_dma_lost_irq;
Jordan Crouse8f29e652005-12-15 02:17:46 +0100704 hwif->ide_dma_on = &auide_dma_on;
Pete Popov26a940e2005-09-15 08:03:12 +0000705
Jordan Crouse8f29e652005-12-15 02:17:46 +0100706 hwif->autodma = 1;
707 hwif->drives[0].autodma = hwif->autodma;
708 hwif->drives[1].autodma = hwif->autodma;
709 hwif->atapi_dma = 1;
710
Pete Popov26a940e2005-09-15 08:03:12 +0000711#else /* !CONFIG_BLK_DEV_IDE_AU1XXX_MDMA2_DBDMA */
Jordan Crouse8f29e652005-12-15 02:17:46 +0100712 hwif->autodma = 0;
713 hwif->channel = 0;
714 hwif->hold = 1;
715 hwif->select_data = 0; /* no chipset-specific code */
716 hwif->config_data = 0; /* no chipset-specific code */
Pete Popov26a940e2005-09-15 08:03:12 +0000717
Jordan Crouse8f29e652005-12-15 02:17:46 +0100718 hwif->drives[0].autodma = 0;
719 hwif->drives[0].autotune = 1; /* 1=autotune, 2=noautotune, 0=default */
Pete Popov26a940e2005-09-15 08:03:12 +0000720#endif
Jordan Crouse8f29e652005-12-15 02:17:46 +0100721 hwif->drives[0].no_io_32bit = 1;
Pete Popov26a940e2005-09-15 08:03:12 +0000722
Jordan Crouse8f29e652005-12-15 02:17:46 +0100723 auide_hwif.hwif = hwif;
724 hwif->hwif_data = &auide_hwif;
Pete Popov26a940e2005-09-15 08:03:12 +0000725
Jordan Crouse8f29e652005-12-15 02:17:46 +0100726#ifdef CONFIG_BLK_DEV_IDE_AU1XXX_PIO_DBDMA
727 auide_ddma_init(&auide_hwif);
728 dbdma_init_done = 1;
Pete Popov26a940e2005-09-15 08:03:12 +0000729#endif
730
731 probe_hwif_init(hwif);
Bartlomiej Zolnierkiewicz5cbf79c2007-05-10 00:01:11 +0200732
733 ide_proc_register_port(hwif);
734
Pete Popov26a940e2005-09-15 08:03:12 +0000735 dev_set_drvdata(dev, hwif);
736
Jordan Crouse8f29e652005-12-15 02:17:46 +0100737 printk(KERN_INFO "Au1xxx IDE(builtin) configured for %s\n", mode );
Pete Popov26a940e2005-09-15 08:03:12 +0000738
Jordan Crouse8f29e652005-12-15 02:17:46 +0100739 out:
740 return ret;
Pete Popov26a940e2005-09-15 08:03:12 +0000741}
742
743static int au_ide_remove(struct device *dev)
744{
745 struct platform_device *pdev = to_platform_device(dev);
746 struct resource *res;
747 ide_hwif_t *hwif = dev_get_drvdata(dev);
Jordan Crouse8f29e652005-12-15 02:17:46 +0100748 _auide_hwif *ahwif = &auide_hwif;
Pete Popov26a940e2005-09-15 08:03:12 +0000749
750 ide_unregister(hwif - ide_hwifs);
751
752 iounmap((void *)ahwif->regbase);
753
754 res = platform_get_resource(pdev, IORESOURCE_MEM, 0);
755 release_mem_region(res->start, res->end - res->start);
756
757 return 0;
758}
759
760static struct device_driver au1200_ide_driver = {
761 .name = "au1200-ide",
762 .bus = &platform_bus_type,
763 .probe = au_ide_probe,
764 .remove = au_ide_remove,
765};
766
767static int __init au_ide_init(void)
768{
769 return driver_register(&au1200_ide_driver);
770}
771
Jordan Crouse8f29e652005-12-15 02:17:46 +0100772static void __exit au_ide_exit(void)
Pete Popov26a940e2005-09-15 08:03:12 +0000773{
774 driver_unregister(&au1200_ide_driver);
775}
776
Pete Popov26a940e2005-09-15 08:03:12 +0000777MODULE_LICENSE("GPL");
778MODULE_DESCRIPTION("AU1200 IDE driver");
779
780module_init(au_ide_init);
781module_exit(au_ide_exit);