blob: fcda7d5cb693a15096f9b6420fa86572f33f206c [file] [log] [blame]
Mike Rapoport3696a8a2007-09-23 15:59:26 +01001/*
2 * linux/arch/arm/mach-pxa/cm-x270-pci.c
3 *
4 * PCI bios-type initialisation for PCI machines
5 *
6 * Bits taken from various places.
7 *
8 * Copyright (C) 2007 Compulab, Ltd.
9 * Mike Rapoport <mike@compulab.co.il>
10 *
11 * This program is free software; you can redistribute it and/or modify
12 * it under the terms of the GNU General Public License version 2 as
13 * published by the Free Software Foundation.
14 */
15
16#include <linux/kernel.h>
17#include <linux/pci.h>
18#include <linux/init.h>
19#include <linux/device.h>
20#include <linux/platform_device.h>
21#include <linux/irq.h>
22
23#include <asm/mach/pci.h>
24#include <asm/arch/cm-x270.h>
25#include <asm/arch/pxa-regs.h>
26#include <asm/mach-types.h>
27
28#include <asm/hardware/it8152.h>
29
30unsigned long it8152_base_address = CMX270_IT8152_VIRT;
31
32/*
33 * Only first 64MB of memory can be accessed via PCI.
34 * We use GFP_DMA to allocate safe buffers to do map/unmap.
35 * This is really ugly and we need a better way of specifying
36 * DMA-capable regions of memory.
37 */
38void __init cmx270_pci_adjust_zones(int node, unsigned long *zone_size,
39 unsigned long *zhole_size)
40{
41 unsigned int sz = SZ_64M >> PAGE_SHIFT;
42
Mike Rapoporta0113a92007-11-25 08:55:34 +010043 pr_info("Adjusting zones for CM-x270\n");
Mike Rapoport3696a8a2007-09-23 15:59:26 +010044
45 /*
46 * Only adjust if > 64M on current system
47 */
48 if (node || (zone_size[0] <= sz))
49 return;
50
51 zone_size[1] = zone_size[0] - sz;
52 zone_size[0] = sz;
53 zhole_size[1] = zhole_size[0];
54 zhole_size[0] = 0;
55}
56
57static void cmx270_it8152_irq_demux(unsigned int irq, struct irq_desc *desc)
58{
59 /* clear our parent irq */
60 GEDR(GPIO_IT8152_IRQ) = GPIO_bit(GPIO_IT8152_IRQ);
61
62 it8152_irq_demux(irq, desc);
63}
64
65void __cmx270_pci_init_irq(void)
66{
67 it8152_init_irq();
68 pxa_gpio_mode(IRQ_TO_GPIO(GPIO_IT8152_IRQ));
69 set_irq_type(IRQ_GPIO(GPIO_IT8152_IRQ), IRQT_RISING);
70
71 set_irq_chained_handler(IRQ_GPIO(GPIO_IT8152_IRQ),
72 cmx270_it8152_irq_demux);
73}
74
75#ifdef CONFIG_PM
76static unsigned long sleep_save_ite[10];
77
78void __cmx270_pci_suspend(void)
79{
80 /* save ITE state */
81 sleep_save_ite[0] = __raw_readl(IT8152_INTC_PDCNIMR);
82 sleep_save_ite[1] = __raw_readl(IT8152_INTC_LPCNIMR);
83 sleep_save_ite[2] = __raw_readl(IT8152_INTC_LPNIAR);
84
85 /* Clear ITE IRQ's */
86 __raw_writel((0), IT8152_INTC_PDCNIRR);
87 __raw_writel((0), IT8152_INTC_LPCNIRR);
88}
89
90void __cmx270_pci_resume(void)
91{
92 /* restore IT8152 state */
93 __raw_writel((sleep_save_ite[0]), IT8152_INTC_PDCNIMR);
94 __raw_writel((sleep_save_ite[1]), IT8152_INTC_LPCNIMR);
95 __raw_writel((sleep_save_ite[2]), IT8152_INTC_LPNIAR);
96}
97#else
98void cmx270_pci_suspend(void) {}
99void cmx270_pci_resume(void) {}
100#endif
101
102/* PCI IRQ mapping*/
103static int __init cmx270_pci_map_irq(struct pci_dev *dev, u8 slot, u8 pin)
104{
105 int irq;
106
Harvey Harrison8e86f422008-03-04 15:08:02 -0800107 dev_dbg(&dev->dev, "%s: slot=%x, pin=%x\n", __func__, slot, pin);
Mike Rapoport3696a8a2007-09-23 15:59:26 +0100108
109 irq = it8152_pci_map_irq(dev, slot, pin);
110 if (irq)
111 return irq;
112
113 /*
114 Here comes the ugly part. The routing is baseboard specific,
115 but defining a platform for each possible base of CM-x270 is
116 unrealistic. Here we keep mapping for ATXBase and SB-x270.
117 */
118 /* ATXBASE PCI slot */
119 if (slot == 7)
120 return IT8152_PCI_INTA;
121
122 /* ATXBase/SB-x270 CardBus */
123 if (slot == 8 || slot == 0)
124 return IT8152_PCI_INTB;
125
126 /* ATXBase Ethernet */
127 if (slot == 9)
128 return IT8152_PCI_INTA;
129
130 /* SB-x270 Ethernet */
131 if (slot == 16)
132 return IT8152_PCI_INTA;
133
134 /* PC104+ interrupt routing */
135 if ((slot == 17) || (slot == 19))
136 return IT8152_PCI_INTA;
137 if ((slot == 18) || (slot == 20))
138 return IT8152_PCI_INTB;
139
140 return(0);
141}
142
Mike Rapoporta0113a92007-11-25 08:55:34 +0100143static void cmx270_pci_preinit(void)
Mike Rapoport3696a8a2007-09-23 15:59:26 +0100144{
Mike Rapoporta0113a92007-11-25 08:55:34 +0100145 pr_info("Initializing CM-X270 PCI subsystem\n");
Mike Rapoport3696a8a2007-09-23 15:59:26 +0100146
147 __raw_writel(0x800, IT8152_PCI_CFG_ADDR);
148 if (__raw_readl(IT8152_PCI_CFG_DATA) == 0x81521283) {
Mike Rapoporta0113a92007-11-25 08:55:34 +0100149 pr_info("PCI Bridge found.\n");
Mike Rapoport3696a8a2007-09-23 15:59:26 +0100150
151 /* set PCI I/O base at 0 */
152 writel(0x848, IT8152_PCI_CFG_ADDR);
153 writel(0, IT8152_PCI_CFG_DATA);
154
155 /* set PCI memory base at 0 */
156 writel(0x840, IT8152_PCI_CFG_ADDR);
157 writel(0, IT8152_PCI_CFG_DATA);
158
159 writel(0x20, IT8152_GPIO_GPDR);
160
161 /* CardBus Controller on ATXbase baseboard */
162 writel(0x4000, IT8152_PCI_CFG_ADDR);
163 if (readl(IT8152_PCI_CFG_DATA) == 0xAC51104C) {
Mike Rapoporta0113a92007-11-25 08:55:34 +0100164 pr_info("CardBus Bridge found.\n");
Mike Rapoport3696a8a2007-09-23 15:59:26 +0100165
166 /* Configure socket 0 */
167 writel(0x408C, IT8152_PCI_CFG_ADDR);
168 writel(0x1022, IT8152_PCI_CFG_DATA);
169
170 writel(0x4080, IT8152_PCI_CFG_ADDR);
171 writel(0x3844d060, IT8152_PCI_CFG_DATA);
172
173 writel(0x4090, IT8152_PCI_CFG_ADDR);
174 writel(((readl(IT8152_PCI_CFG_DATA) & 0xffff) |
175 0x60440000),
176 IT8152_PCI_CFG_DATA);
177
178 writel(0x4018, IT8152_PCI_CFG_ADDR);
179 writel(0xb0000000, IT8152_PCI_CFG_DATA);
180
181 /* Configure socket 1 */
182 writel(0x418C, IT8152_PCI_CFG_ADDR);
183 writel(0x1022, IT8152_PCI_CFG_DATA);
184
185 writel(0x4180, IT8152_PCI_CFG_ADDR);
186 writel(0x3844d060, IT8152_PCI_CFG_DATA);
187
188 writel(0x4190, IT8152_PCI_CFG_ADDR);
189 writel(((readl(IT8152_PCI_CFG_DATA) & 0xffff) |
190 0x60440000),
191 IT8152_PCI_CFG_DATA);
192
193 writel(0x4118, IT8152_PCI_CFG_ADDR);
194 writel(0xb0000000, IT8152_PCI_CFG_DATA);
195 }
196 }
Mike Rapoport3696a8a2007-09-23 15:59:26 +0100197}
198
199static struct hw_pci cmx270_pci __initdata = {
200 .swizzle = pci_std_swizzle,
201 .map_irq = cmx270_pci_map_irq,
202 .nr_controllers = 1,
203 .setup = it8152_pci_setup,
Mike Rapoporta0113a92007-11-25 08:55:34 +0100204 .scan = it8152_pci_scan_bus,
205 .preinit = cmx270_pci_preinit,
Mike Rapoport3696a8a2007-09-23 15:59:26 +0100206};
207
208static int __init cmx270_init_pci(void)
209{
210 if (machine_is_armcore())
211 pci_common_init(&cmx270_pci);
212
213 return 0;
214}
215
216subsys_initcall(cmx270_init_pci);