blob: 483cb467bf65a13d1f414a88c0233b5e46e184d1 [file] [log] [blame]
Dinh Nguyen9c4566a2012-10-25 10:41:39 -06001/*
2 * Copyright 2012 Pavel Machek <pavel@denx.de>
3 * Copyright (C) 2012 Altera Corporation
4 *
5 * This program is free software; you can redistribute it and/or modify
6 * it under the terms of the GNU General Public License as published by
7 * the Free Software Foundation; either version 2 of the License, or
8 * (at your option) any later version.
9 *
10 * This program is distributed in the hope that it will be useful,
11 * but WITHOUT ANY WARRANTY; without even the implied warranty of
12 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
13 * GNU General Public License for more details.
14 *
15 * You should have received a copy of the GNU General Public License
16 * along with this program; if not, write to the Free Software
17 * Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307 USA
18 */
19
20#ifndef __MACH_CORE_H
21#define __MACH_CORE_H
22
Dinh Nguyen5c04b572013-04-11 10:55:24 -050023#define SOCFPGA_RSTMGR_CTRL 0x04
Alan Tulld686ce42014-10-14 19:33:38 +000024#define SOCFPGA_RSTMGR_MODMPURST 0x10
Dinh Nguyen5c04b572013-04-11 10:55:24 -050025#define SOCFPGA_RSTMGR_MODPERRST 0x14
26#define SOCFPGA_RSTMGR_BRGMODRST 0x1c
27
28/* System Manager bits */
29#define RSTMGR_CTRL_SWCOLDRSTREQ 0x1 /* Cold Reset */
30#define RSTMGR_CTRL_SWWARMRSTREQ 0x2 /* Warm Reset */
31
Alan Tulld686ce42014-10-14 19:33:38 +000032#define RSTMGR_MPUMODRST_CPU1 0x2 /* CPU1 Reset */
33
Dinh Nguyend6dd7352013-02-11 17:30:33 -060034extern void socfpga_secondary_startup(void);
Dinh Nguyen9c4566a2012-10-25 10:41:39 -060035extern void __iomem *socfpga_scu_base_addr;
36
37extern void socfpga_init_clocks(void);
38extern void socfpga_sysmgr_init(void);
39
Dinh Nguyen5c04b572013-04-11 10:55:24 -050040extern void __iomem *sys_manager_base_addr;
41extern void __iomem *rst_manager_base_addr;
42
Dinh Nguyen9c4566a2012-10-25 10:41:39 -060043extern struct smp_operations socfpga_smp_ops;
44extern char secondary_trampoline, secondary_trampoline_end;
45
Dinh Nguyen3a4356c2014-10-01 05:44:48 -050046extern unsigned long socfpga_cpu1start_addr;
Dinh Nguyend6dd7352013-02-11 17:30:33 -060047
Dinh Nguyen9c4566a2012-10-25 10:41:39 -060048#define SOCFPGA_SCU_VIRT_BASE 0xfffec000
49
50#endif