Gitiles
Code Review Sign In
gerrit-public.fairphone.software / kernel / msm-4.9 / 90d683afd1395016775c8d90508614f8d3000b81 / . / drivers / net / sfc / efx.h
blob: e1e448887dfc407b8ac8f28da7e255a3f5c29328 [file] [log] [blame]
Ben Hutchings8ceee662008-04-27 12:55:59 +0100[diff] [blame]1/****************************************************************************
2 * Driver for Solarflare Solarstorm network controllers and boards
3 * Copyright 2005-2006 Fen Systems Ltd.
Ben Hutchings906bb262009-11-29 15:16:19 +0000[diff] [blame]4 * Copyright 2006-2009 Solarflare Communications Inc.
Ben Hutchings8ceee662008-04-27 12:55:59 +0100[diff] [blame]5 *
6 * This program is free software; you can redistribute it and/or modify it
7 * under the terms of the GNU General Public License version 2 as published
8 * by the Free Software Foundation, incorporated herein by reference.
9 */
10
11#ifndef EFX_EFX_H
12#define EFX_EFX_H
13
14#include "net_driver.h"
15
16/* PCI IDs */
17#define EFX_VENDID_SFC 0x1924
18#define FALCON_A_P_DEVID 0x0703
19#define FALCON_A_S_DEVID 0x6703
20#define FALCON_B_P_DEVID 0x0710
Ben Hutchings8880f4e2009-11-29 15:15:41 +0000[diff] [blame]21#define BETHPAGE_A_P_DEVID 0x0803
22#define SIENA_A_P_DEVID 0x0813
Ben Hutchings8ceee662008-04-27 12:55:59 +0100[diff] [blame]23
Ben Hutchingsdc803df2009-10-23 08:32:33 +0000[diff] [blame]24/* Solarstorm controllers use BAR 0 for I/O space and BAR 2(&3) for memory */
25#define EFX_MEM_BAR 2
26
Ben Hutchings8ceee662008-04-27 12:55:59 +0100[diff] [blame]27/* TX */
Ben Hutchingsf5e7adc2009-11-23 16:07:30 +0000[diff] [blame]28extern int efx_probe_tx_queue(struct efx_tx_queue *tx_queue);
29extern void efx_remove_tx_queue(struct efx_tx_queue *tx_queue);
30extern void efx_init_tx_queue(struct efx_tx_queue *tx_queue);
31extern void efx_fini_tx_queue(struct efx_tx_queue *tx_queue);
32extern void efx_release_tx_buffers(struct efx_tx_queue *tx_queue);
33extern netdev_tx_t
34efx_hard_start_xmit(struct sk_buff *skb, struct net_device *net_dev);
35extern netdev_tx_t
36efx_enqueue_skb(struct efx_tx_queue *tx_queue, struct sk_buff *skb);
Ben Hutchings59cf09c2009-10-23 08:31:54 +0000[diff] [blame]37extern void efx_xmit_done(struct efx_tx_queue *tx_queue, unsigned int index);
Ben Hutchingsa4900ac2010-04-28 09:30:43 +0000[diff] [blame]38extern void efx_stop_queue(struct efx_channel *channel);
39extern void efx_wake_queue(struct efx_channel *channel);
Ben Hutchings3ffeabd2009-10-23 08:30:58 +0000[diff] [blame]40#define EFX_TXQ_SIZE 1024
41#define EFX_TXQ_MASK (EFX_TXQ_SIZE - 1)
Ben Hutchings8ceee662008-04-27 12:55:59 +0100[diff] [blame]42
43/* RX */
Ben Hutchingsf5e7adc2009-11-23 16:07:30 +0000[diff] [blame]44extern int efx_probe_rx_queue(struct efx_rx_queue *rx_queue);
45extern void efx_remove_rx_queue(struct efx_rx_queue *rx_queue);
46extern void efx_init_rx_queue(struct efx_rx_queue *rx_queue);
47extern void efx_fini_rx_queue(struct efx_rx_queue *rx_queue);
48extern void efx_rx_strategy(struct efx_channel *channel);
49extern void efx_fast_push_rx_descriptors(struct efx_rx_queue *rx_queue);
Steve Hodgson90d683a2010-06-01 11:19:39 +0000[diff] [blame^]50extern void efx_rx_slow_fill(unsigned long context);
Ben Hutchingsf5e7adc2009-11-23 16:07:30 +0000[diff] [blame]51extern void __efx_rx_packet(struct efx_channel *channel,
52 struct efx_rx_buffer *rx_buf, bool checksummed);
Ben Hutchings8ceee662008-04-27 12:55:59 +0100[diff] [blame]53extern void efx_rx_packet(struct efx_rx_queue *rx_queue, unsigned int index,
Ben Hutchingsdc8cfa52008-09-01 12:46:50 +0100[diff] [blame]54 unsigned int len, bool checksummed, bool discard);
Steve Hodgson90d683a2010-06-01 11:19:39 +0000[diff] [blame^]55extern void efx_schedule_slow_fill(struct efx_rx_queue *rx_queue);
Ben Hutchings3ffeabd2009-10-23 08:30:58 +0000[diff] [blame]56#define EFX_RXQ_SIZE 1024
57#define EFX_RXQ_MASK (EFX_RXQ_SIZE - 1)
Ben Hutchings8ceee662008-04-27 12:55:59 +0100[diff] [blame]58
59/* Channels */
60extern void efx_process_channel_now(struct efx_channel *channel);
Ben Hutchings3ffeabd2009-10-23 08:30:58 +0000[diff] [blame]61#define EFX_EVQ_SIZE 4096
62#define EFX_EVQ_MASK (EFX_EVQ_SIZE - 1)
Ben Hutchings8ceee662008-04-27 12:55:59 +0100[diff] [blame]63
64/* Ports */
Ben Hutchingsd3245b22009-11-29 03:42:41 +0000[diff] [blame]65extern int efx_reconfigure_port(struct efx_nic *efx);
66extern int __efx_reconfigure_port(struct efx_nic *efx);
Ben Hutchings8c8661e2008-09-01 12:49:02 +0100[diff] [blame]67
Ben Hutchingsf5e7adc2009-11-23 16:07:30 +0000[diff] [blame]68/* Ethtool support */
69extern int efx_ethtool_get_settings(struct net_device *net_dev,
70 struct ethtool_cmd *ecmd);
71extern int efx_ethtool_set_settings(struct net_device *net_dev,
72 struct ethtool_cmd *ecmd);
73extern const struct ethtool_ops efx_ethtool_ops;
74
Ben Hutchings8c8661e2008-09-01 12:49:02 +0100[diff] [blame]75/* Reset handling */
Ben Hutchingseb9f6742009-11-29 03:43:15 +0000[diff] [blame]76extern int efx_reset(struct efx_nic *efx, enum reset_type method);
Ben Hutchingsd3245b22009-11-29 03:42:41 +0000[diff] [blame]77extern void efx_reset_down(struct efx_nic *efx, enum reset_type method);
78extern int efx_reset_up(struct efx_nic *efx, enum reset_type method, bool ok);
Ben Hutchings8ceee662008-04-27 12:55:59 +0100[diff] [blame]79
80/* Global */
81extern void efx_schedule_reset(struct efx_nic *efx, enum reset_type type);
Ben Hutchings8ceee662008-04-27 12:55:59 +0100[diff] [blame]82extern void efx_init_irq_moderation(struct efx_nic *efx, int tx_usecs,
Ben Hutchings6fb70fd2009-03-20 13:30:37 +0000[diff] [blame]83 int rx_usecs, bool rx_adaptive);
Ben Hutchings8ceee662008-04-27 12:55:59 +0100[diff] [blame]84extern int efx_request_power(struct efx_nic *efx, int mw, const char *name);
85extern void efx_hex_dump(const u8 *, unsigned int, const char *);
86
87/* Dummy PHY ops for PHY drivers */
88extern int efx_port_dummy_op_int(struct efx_nic *efx);
89extern void efx_port_dummy_op_void(struct efx_nic *efx);
Ben Hutchings398468e2009-11-23 16:03:45 +0000[diff] [blame]90extern void
91efx_port_dummy_op_set_id_led(struct efx_nic *efx, enum efx_led_mode mode);
Steve Hodgsonfdaa9ae2009-11-28 05:34:05 +0000[diff] [blame]92extern bool efx_port_dummy_op_poll(struct efx_nic *efx);
Ben Hutchings8ceee662008-04-27 12:55:59 +0100[diff] [blame]93
Ben Hutchingsf4150722008-11-04 20:34:28 +0000[diff] [blame]94/* MTD */
95#ifdef CONFIG_SFC_MTD
96extern int efx_mtd_probe(struct efx_nic *efx);
97extern void efx_mtd_rename(struct efx_nic *efx);
98extern void efx_mtd_remove(struct efx_nic *efx);
99#else
100static inline int efx_mtd_probe(struct efx_nic *efx) { return 0; }
101static inline void efx_mtd_rename(struct efx_nic *efx) {}
102static inline void efx_mtd_remove(struct efx_nic *efx) {}
103#endif
Ben Hutchings8ceee662008-04-27 12:55:59 +0100[diff] [blame]104
105extern unsigned int efx_monitor_interval;
106
107static inline void efx_schedule_channel(struct efx_channel *channel)
108{
109 EFX_TRACE(channel->efx, "channel %d scheduling NAPI poll on CPU%d\n",
110 channel->channel, raw_smp_processor_id());
Ben Hutchingsdc8cfa52008-09-01 12:46:50 +0100[diff] [blame]111 channel->work_pending = true;
Ben Hutchings8ceee662008-04-27 12:55:59 +0100[diff] [blame]112
Ben Hutchings288379f2009-01-19 16:43:59 -0800[diff] [blame]113 napi_schedule(&channel->napi_str);
Ben Hutchings8ceee662008-04-27 12:55:59 +0100[diff] [blame]114}
115
Steve Hodgsonfdaa9ae2009-11-28 05:34:05 +0000[diff] [blame]116extern void efx_link_status_changed(struct efx_nic *efx);
Ben Hutchingsd3245b22009-11-29 03:42:41 +0000[diff] [blame]117extern void efx_link_set_advertising(struct efx_nic *efx, u32);
118extern void efx_link_set_wanted_fc(struct efx_nic *efx, enum efx_fc_type);
Steve Hodgsonfdaa9ae2009-11-28 05:34:05 +0000[diff] [blame]119
Ben Hutchings8ceee662008-04-27 12:55:59 +0100[diff] [blame]120#endif /* EFX_EFX_H */