blob: cfd3b9037bc7f4647ada0b44cd4871701be4bce6 [file] [log] [blame]
Erik Gilling3c92db92010-03-15 19:40:06 -07001/*
2 * arch/arm/mach-tegra/gpio.c
3 *
4 * Copyright (c) 2010 Google, Inc
5 *
6 * Author:
7 * Erik Gilling <konkers@google.com>
8 *
9 * This software is licensed under the terms of the GNU General Public
10 * License version 2, as published by the Free Software Foundation, and
11 * may be copied, distributed, and modified under those terms.
12 *
13 * This program is distributed in the hope that it will be useful,
14 * but WITHOUT ANY WARRANTY; without even the implied warranty of
15 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
16 * GNU General Public License for more details.
17 *
18 */
19
Thierry Reding641d0342013-01-21 11:09:01 +010020#include <linux/err.h>
Erik Gilling3c92db92010-03-15 19:40:06 -070021#include <linux/init.h>
22#include <linux/irq.h>
Colin Cross2e47b8b2010-04-07 12:59:42 -070023#include <linux/interrupt.h>
Erik Gilling3c92db92010-03-15 19:40:06 -070024#include <linux/io.h>
25#include <linux/gpio.h>
Stephen Warren5c1e2c92012-03-16 17:35:08 -060026#include <linux/of_device.h>
Stephen Warren88d89512011-10-11 16:16:14 -060027#include <linux/platform_device.h>
28#include <linux/module.h>
Stephen Warren6f74dc92012-01-04 08:39:37 +000029#include <linux/irqdomain.h>
Catalin Marinasde88cbb2013-01-18 15:31:37 +000030#include <linux/irqchip/chained_irq.h>
Stephen Warren3e215d02012-02-18 01:04:55 -070031#include <linux/pinctrl/consumer.h>
Laxman Dewangan8939ddc2012-11-07 20:31:32 +053032#include <linux/pm.h>
Erik Gilling3c92db92010-03-15 19:40:06 -070033
Erik Gilling3c92db92010-03-15 19:40:06 -070034#define GPIO_BANK(x) ((x) >> 5)
35#define GPIO_PORT(x) (((x) >> 3) & 0x3)
36#define GPIO_BIT(x) ((x) & 0x7)
37
Stephen Warren5c1e2c92012-03-16 17:35:08 -060038#define GPIO_REG(x) (GPIO_BANK(x) * tegra_gpio_bank_stride + \
39 GPIO_PORT(x) * 4)
Erik Gilling3c92db92010-03-15 19:40:06 -070040
41#define GPIO_CNF(x) (GPIO_REG(x) + 0x00)
42#define GPIO_OE(x) (GPIO_REG(x) + 0x10)
43#define GPIO_OUT(x) (GPIO_REG(x) + 0X20)
44#define GPIO_IN(x) (GPIO_REG(x) + 0x30)
45#define GPIO_INT_STA(x) (GPIO_REG(x) + 0x40)
46#define GPIO_INT_ENB(x) (GPIO_REG(x) + 0x50)
47#define GPIO_INT_LVL(x) (GPIO_REG(x) + 0x60)
48#define GPIO_INT_CLR(x) (GPIO_REG(x) + 0x70)
49
Stephen Warren5c1e2c92012-03-16 17:35:08 -060050#define GPIO_MSK_CNF(x) (GPIO_REG(x) + tegra_gpio_upper_offset + 0x00)
51#define GPIO_MSK_OE(x) (GPIO_REG(x) + tegra_gpio_upper_offset + 0x10)
52#define GPIO_MSK_OUT(x) (GPIO_REG(x) + tegra_gpio_upper_offset + 0X20)
53#define GPIO_MSK_INT_STA(x) (GPIO_REG(x) + tegra_gpio_upper_offset + 0x40)
54#define GPIO_MSK_INT_ENB(x) (GPIO_REG(x) + tegra_gpio_upper_offset + 0x50)
55#define GPIO_MSK_INT_LVL(x) (GPIO_REG(x) + tegra_gpio_upper_offset + 0x60)
Erik Gilling3c92db92010-03-15 19:40:06 -070056
57#define GPIO_INT_LVL_MASK 0x010101
58#define GPIO_INT_LVL_EDGE_RISING 0x000101
59#define GPIO_INT_LVL_EDGE_FALLING 0x000100
60#define GPIO_INT_LVL_EDGE_BOTH 0x010100
61#define GPIO_INT_LVL_LEVEL_HIGH 0x000001
62#define GPIO_INT_LVL_LEVEL_LOW 0x000000
63
64struct tegra_gpio_bank {
65 int bank;
66 int irq;
67 spinlock_t lvl_lock[4];
Laxman Dewangan8939ddc2012-11-07 20:31:32 +053068#ifdef CONFIG_PM_SLEEP
Colin Cross2e47b8b2010-04-07 12:59:42 -070069 u32 cnf[4];
70 u32 out[4];
71 u32 oe[4];
72 u32 int_enb[4];
73 u32 int_lvl[4];
Joseph Lo203f31c2013-04-03 19:31:44 +080074 u32 wake_enb[4];
Colin Cross2e47b8b2010-04-07 12:59:42 -070075#endif
Erik Gilling3c92db92010-03-15 19:40:06 -070076};
77
Stephen Warrendf231f22013-10-16 13:25:33 -060078static struct device *dev;
Stephen Warrenbdc93a72012-02-13 16:21:15 -070079static struct irq_domain *irq_domain;
Stephen Warren88d89512011-10-11 16:16:14 -060080static void __iomem *regs;
Stephen Warren33918112012-01-19 08:16:35 +000081static u32 tegra_gpio_bank_count;
Stephen Warren5c1e2c92012-03-16 17:35:08 -060082static u32 tegra_gpio_bank_stride;
83static u32 tegra_gpio_upper_offset;
Stephen Warren33918112012-01-19 08:16:35 +000084static struct tegra_gpio_bank *tegra_gpio_banks;
Stephen Warren88d89512011-10-11 16:16:14 -060085
86static inline void tegra_gpio_writel(u32 val, u32 reg)
87{
88 __raw_writel(val, regs + reg);
89}
90
91static inline u32 tegra_gpio_readl(u32 reg)
92{
93 return __raw_readl(regs + reg);
94}
Erik Gilling3c92db92010-03-15 19:40:06 -070095
96static int tegra_gpio_compose(int bank, int port, int bit)
97{
98 return (bank << 5) | ((port & 0x3) << 3) | (bit & 0x7);
99}
100
101static void tegra_gpio_mask_write(u32 reg, int gpio, int value)
102{
103 u32 val;
104
105 val = 0x100 << GPIO_BIT(gpio);
106 if (value)
107 val |= 1 << GPIO_BIT(gpio);
Stephen Warren88d89512011-10-11 16:16:14 -0600108 tegra_gpio_writel(val, reg);
Erik Gilling3c92db92010-03-15 19:40:06 -0700109}
110
Stephen Warren3e215d02012-02-18 01:04:55 -0700111static void tegra_gpio_enable(int gpio)
Erik Gilling3c92db92010-03-15 19:40:06 -0700112{
113 tegra_gpio_mask_write(GPIO_MSK_CNF(gpio), gpio, 1);
114}
115
Stephen Warren3e215d02012-02-18 01:04:55 -0700116static void tegra_gpio_disable(int gpio)
Erik Gilling3c92db92010-03-15 19:40:06 -0700117{
118 tegra_gpio_mask_write(GPIO_MSK_CNF(gpio), gpio, 0);
119}
120
Axel Lin924a0982012-11-08 10:45:24 +0800121static int tegra_gpio_request(struct gpio_chip *chip, unsigned offset)
Stephen Warren3e215d02012-02-18 01:04:55 -0700122{
123 return pinctrl_request_gpio(offset);
124}
125
Axel Lin924a0982012-11-08 10:45:24 +0800126static void tegra_gpio_free(struct gpio_chip *chip, unsigned offset)
Stephen Warren3e215d02012-02-18 01:04:55 -0700127{
128 pinctrl_free_gpio(offset);
129 tegra_gpio_disable(offset);
130}
131
Erik Gilling3c92db92010-03-15 19:40:06 -0700132static void tegra_gpio_set(struct gpio_chip *chip, unsigned offset, int value)
133{
134 tegra_gpio_mask_write(GPIO_MSK_OUT(offset), offset, value);
135}
136
137static int tegra_gpio_get(struct gpio_chip *chip, unsigned offset)
138{
Laxman Dewangan195812e2012-11-09 11:34:20 +0530139 /* If gpio is in output mode then read from the out value */
140 if ((tegra_gpio_readl(GPIO_OE(offset)) >> GPIO_BIT(offset)) & 1)
141 return (tegra_gpio_readl(GPIO_OUT(offset)) >>
142 GPIO_BIT(offset)) & 0x1;
143
Stephen Warren88d89512011-10-11 16:16:14 -0600144 return (tegra_gpio_readl(GPIO_IN(offset)) >> GPIO_BIT(offset)) & 0x1;
Erik Gilling3c92db92010-03-15 19:40:06 -0700145}
146
147static int tegra_gpio_direction_input(struct gpio_chip *chip, unsigned offset)
148{
149 tegra_gpio_mask_write(GPIO_MSK_OE(offset), offset, 0);
Stephen Warren3e215d02012-02-18 01:04:55 -0700150 tegra_gpio_enable(offset);
Erik Gilling3c92db92010-03-15 19:40:06 -0700151 return 0;
152}
153
154static int tegra_gpio_direction_output(struct gpio_chip *chip, unsigned offset,
155 int value)
156{
157 tegra_gpio_set(chip, offset, value);
158 tegra_gpio_mask_write(GPIO_MSK_OE(offset), offset, 1);
Stephen Warren3e215d02012-02-18 01:04:55 -0700159 tegra_gpio_enable(offset);
Erik Gilling3c92db92010-03-15 19:40:06 -0700160 return 0;
161}
162
Stephen Warren438a99c2011-08-23 00:39:56 +0100163static int tegra_gpio_to_irq(struct gpio_chip *chip, unsigned offset)
164{
Stephen Warrenbdc93a72012-02-13 16:21:15 -0700165 return irq_find_mapping(irq_domain, offset);
Stephen Warren438a99c2011-08-23 00:39:56 +0100166}
Erik Gilling3c92db92010-03-15 19:40:06 -0700167
168static struct gpio_chip tegra_gpio_chip = {
169 .label = "tegra-gpio",
Stephen Warren3e215d02012-02-18 01:04:55 -0700170 .request = tegra_gpio_request,
171 .free = tegra_gpio_free,
Erik Gilling3c92db92010-03-15 19:40:06 -0700172 .direction_input = tegra_gpio_direction_input,
173 .get = tegra_gpio_get,
174 .direction_output = tegra_gpio_direction_output,
175 .set = tegra_gpio_set,
Stephen Warren438a99c2011-08-23 00:39:56 +0100176 .to_irq = tegra_gpio_to_irq,
Erik Gilling3c92db92010-03-15 19:40:06 -0700177 .base = 0,
Erik Gilling3c92db92010-03-15 19:40:06 -0700178};
179
Lennert Buytenhek37337a82010-11-29 11:14:46 +0100180static void tegra_gpio_irq_ack(struct irq_data *d)
Erik Gilling3c92db92010-03-15 19:40:06 -0700181{
Stephen Warren6f74dc92012-01-04 08:39:37 +0000182 int gpio = d->hwirq;
Erik Gilling3c92db92010-03-15 19:40:06 -0700183
Stephen Warren88d89512011-10-11 16:16:14 -0600184 tegra_gpio_writel(1 << GPIO_BIT(gpio), GPIO_INT_CLR(gpio));
Erik Gilling3c92db92010-03-15 19:40:06 -0700185}
186
Lennert Buytenhek37337a82010-11-29 11:14:46 +0100187static void tegra_gpio_irq_mask(struct irq_data *d)
Erik Gilling3c92db92010-03-15 19:40:06 -0700188{
Stephen Warren6f74dc92012-01-04 08:39:37 +0000189 int gpio = d->hwirq;
Erik Gilling3c92db92010-03-15 19:40:06 -0700190
191 tegra_gpio_mask_write(GPIO_MSK_INT_ENB(gpio), gpio, 0);
192}
193
Lennert Buytenhek37337a82010-11-29 11:14:46 +0100194static void tegra_gpio_irq_unmask(struct irq_data *d)
Erik Gilling3c92db92010-03-15 19:40:06 -0700195{
Stephen Warren6f74dc92012-01-04 08:39:37 +0000196 int gpio = d->hwirq;
Erik Gilling3c92db92010-03-15 19:40:06 -0700197
198 tegra_gpio_mask_write(GPIO_MSK_INT_ENB(gpio), gpio, 1);
199}
200
Lennert Buytenhek37337a82010-11-29 11:14:46 +0100201static int tegra_gpio_irq_set_type(struct irq_data *d, unsigned int type)
Erik Gilling3c92db92010-03-15 19:40:06 -0700202{
Stephen Warren6f74dc92012-01-04 08:39:37 +0000203 int gpio = d->hwirq;
Lennert Buytenhek37337a82010-11-29 11:14:46 +0100204 struct tegra_gpio_bank *bank = irq_data_get_irq_chip_data(d);
Erik Gilling3c92db92010-03-15 19:40:06 -0700205 int port = GPIO_PORT(gpio);
206 int lvl_type;
207 int val;
208 unsigned long flags;
Stephen Warrendf231f22013-10-16 13:25:33 -0600209 int ret;
Erik Gilling3c92db92010-03-15 19:40:06 -0700210
211 switch (type & IRQ_TYPE_SENSE_MASK) {
212 case IRQ_TYPE_EDGE_RISING:
213 lvl_type = GPIO_INT_LVL_EDGE_RISING;
214 break;
215
216 case IRQ_TYPE_EDGE_FALLING:
217 lvl_type = GPIO_INT_LVL_EDGE_FALLING;
218 break;
219
220 case IRQ_TYPE_EDGE_BOTH:
221 lvl_type = GPIO_INT_LVL_EDGE_BOTH;
222 break;
223
224 case IRQ_TYPE_LEVEL_HIGH:
225 lvl_type = GPIO_INT_LVL_LEVEL_HIGH;
226 break;
227
228 case IRQ_TYPE_LEVEL_LOW:
229 lvl_type = GPIO_INT_LVL_LEVEL_LOW;
230 break;
231
232 default:
233 return -EINVAL;
234 }
235
Stephen Warrendf231f22013-10-16 13:25:33 -0600236 ret = gpio_lock_as_irq(&tegra_gpio_chip, gpio);
237 if (ret) {
238 dev_err(dev, "unable to lock Tegra GPIO %d as IRQ\n", gpio);
239 return ret;
240 }
241
Erik Gilling3c92db92010-03-15 19:40:06 -0700242 spin_lock_irqsave(&bank->lvl_lock[port], flags);
243
Stephen Warren88d89512011-10-11 16:16:14 -0600244 val = tegra_gpio_readl(GPIO_INT_LVL(gpio));
Erik Gilling3c92db92010-03-15 19:40:06 -0700245 val &= ~(GPIO_INT_LVL_MASK << GPIO_BIT(gpio));
246 val |= lvl_type << GPIO_BIT(gpio);
Stephen Warren88d89512011-10-11 16:16:14 -0600247 tegra_gpio_writel(val, GPIO_INT_LVL(gpio));
Erik Gilling3c92db92010-03-15 19:40:06 -0700248
249 spin_unlock_irqrestore(&bank->lvl_lock[port], flags);
250
Stephen Warrend9411362012-03-19 10:31:58 -0600251 tegra_gpio_mask_write(GPIO_MSK_OE(gpio), gpio, 0);
252 tegra_gpio_enable(gpio);
253
Erik Gilling3c92db92010-03-15 19:40:06 -0700254 if (type & (IRQ_TYPE_LEVEL_LOW | IRQ_TYPE_LEVEL_HIGH))
Thomas Gleixner6845664a2011-03-24 13:25:22 +0100255 __irq_set_handler_locked(d->irq, handle_level_irq);
Erik Gilling3c92db92010-03-15 19:40:06 -0700256 else if (type & (IRQ_TYPE_EDGE_FALLING | IRQ_TYPE_EDGE_RISING))
Thomas Gleixner6845664a2011-03-24 13:25:22 +0100257 __irq_set_handler_locked(d->irq, handle_edge_irq);
Erik Gilling3c92db92010-03-15 19:40:06 -0700258
259 return 0;
260}
261
Stephen Warrendf231f22013-10-16 13:25:33 -0600262static void tegra_gpio_irq_shutdown(struct irq_data *d)
263{
264 int gpio = d->hwirq;
265
266 gpio_unlock_as_irq(&tegra_gpio_chip, gpio);
267}
268
Erik Gilling3c92db92010-03-15 19:40:06 -0700269static void tegra_gpio_irq_handler(unsigned int irq, struct irq_desc *desc)
270{
271 struct tegra_gpio_bank *bank;
272 int port;
273 int pin;
274 int unmasked = 0;
Will Deacon98022942011-02-21 13:58:10 +0000275 struct irq_chip *chip = irq_desc_get_chip(desc);
Erik Gilling3c92db92010-03-15 19:40:06 -0700276
Will Deacon98022942011-02-21 13:58:10 +0000277 chained_irq_enter(chip, desc);
Erik Gilling3c92db92010-03-15 19:40:06 -0700278
Thomas Gleixner6845664a2011-03-24 13:25:22 +0100279 bank = irq_get_handler_data(irq);
Erik Gilling3c92db92010-03-15 19:40:06 -0700280
281 for (port = 0; port < 4; port++) {
282 int gpio = tegra_gpio_compose(bank->bank, port, 0);
Stephen Warren88d89512011-10-11 16:16:14 -0600283 unsigned long sta = tegra_gpio_readl(GPIO_INT_STA(gpio)) &
284 tegra_gpio_readl(GPIO_INT_ENB(gpio));
285 u32 lvl = tegra_gpio_readl(GPIO_INT_LVL(gpio));
Erik Gilling3c92db92010-03-15 19:40:06 -0700286
287 for_each_set_bit(pin, &sta, 8) {
Stephen Warren88d89512011-10-11 16:16:14 -0600288 tegra_gpio_writel(1 << pin, GPIO_INT_CLR(gpio));
Erik Gilling3c92db92010-03-15 19:40:06 -0700289
290 /* if gpio is edge triggered, clear condition
291 * before executing the hander so that we don't
292 * miss edges
293 */
294 if (lvl & (0x100 << pin)) {
295 unmasked = 1;
Will Deacon98022942011-02-21 13:58:10 +0000296 chained_irq_exit(chip, desc);
Erik Gilling3c92db92010-03-15 19:40:06 -0700297 }
298
299 generic_handle_irq(gpio_to_irq(gpio + pin));
300 }
301 }
302
303 if (!unmasked)
Will Deacon98022942011-02-21 13:58:10 +0000304 chained_irq_exit(chip, desc);
Erik Gilling3c92db92010-03-15 19:40:06 -0700305
306}
307
Laxman Dewangan8939ddc2012-11-07 20:31:32 +0530308#ifdef CONFIG_PM_SLEEP
309static int tegra_gpio_resume(struct device *dev)
Colin Cross2e47b8b2010-04-07 12:59:42 -0700310{
311 unsigned long flags;
Colin Crossc8309ef2011-03-30 00:24:43 -0700312 int b;
313 int p;
Colin Cross2e47b8b2010-04-07 12:59:42 -0700314
315 local_irq_save(flags);
316
Stephen Warren33918112012-01-19 08:16:35 +0000317 for (b = 0; b < tegra_gpio_bank_count; b++) {
Colin Cross2e47b8b2010-04-07 12:59:42 -0700318 struct tegra_gpio_bank *bank = &tegra_gpio_banks[b];
319
320 for (p = 0; p < ARRAY_SIZE(bank->oe); p++) {
321 unsigned int gpio = (b<<5) | (p<<3);
Stephen Warren88d89512011-10-11 16:16:14 -0600322 tegra_gpio_writel(bank->cnf[p], GPIO_CNF(gpio));
323 tegra_gpio_writel(bank->out[p], GPIO_OUT(gpio));
324 tegra_gpio_writel(bank->oe[p], GPIO_OE(gpio));
325 tegra_gpio_writel(bank->int_lvl[p], GPIO_INT_LVL(gpio));
326 tegra_gpio_writel(bank->int_enb[p], GPIO_INT_ENB(gpio));
Colin Cross2e47b8b2010-04-07 12:59:42 -0700327 }
328 }
329
330 local_irq_restore(flags);
Laxman Dewangan8939ddc2012-11-07 20:31:32 +0530331 return 0;
Colin Cross2e47b8b2010-04-07 12:59:42 -0700332}
333
Laxman Dewangan8939ddc2012-11-07 20:31:32 +0530334static int tegra_gpio_suspend(struct device *dev)
Colin Cross2e47b8b2010-04-07 12:59:42 -0700335{
336 unsigned long flags;
Colin Crossc8309ef2011-03-30 00:24:43 -0700337 int b;
338 int p;
Colin Cross2e47b8b2010-04-07 12:59:42 -0700339
Colin Cross2e47b8b2010-04-07 12:59:42 -0700340 local_irq_save(flags);
Stephen Warren33918112012-01-19 08:16:35 +0000341 for (b = 0; b < tegra_gpio_bank_count; b++) {
Colin Cross2e47b8b2010-04-07 12:59:42 -0700342 struct tegra_gpio_bank *bank = &tegra_gpio_banks[b];
343
344 for (p = 0; p < ARRAY_SIZE(bank->oe); p++) {
345 unsigned int gpio = (b<<5) | (p<<3);
Stephen Warren88d89512011-10-11 16:16:14 -0600346 bank->cnf[p] = tegra_gpio_readl(GPIO_CNF(gpio));
347 bank->out[p] = tegra_gpio_readl(GPIO_OUT(gpio));
348 bank->oe[p] = tegra_gpio_readl(GPIO_OE(gpio));
349 bank->int_enb[p] = tegra_gpio_readl(GPIO_INT_ENB(gpio));
350 bank->int_lvl[p] = tegra_gpio_readl(GPIO_INT_LVL(gpio));
Joseph Lo203f31c2013-04-03 19:31:44 +0800351
352 /* Enable gpio irq for wake up source */
353 tegra_gpio_writel(bank->wake_enb[p],
354 GPIO_INT_ENB(gpio));
Colin Cross2e47b8b2010-04-07 12:59:42 -0700355 }
356 }
357 local_irq_restore(flags);
Laxman Dewangan8939ddc2012-11-07 20:31:32 +0530358 return 0;
Colin Cross2e47b8b2010-04-07 12:59:42 -0700359}
360
Joseph Lo203f31c2013-04-03 19:31:44 +0800361static int tegra_gpio_irq_set_wake(struct irq_data *d, unsigned int enable)
Colin Cross2e47b8b2010-04-07 12:59:42 -0700362{
Lennert Buytenhek37337a82010-11-29 11:14:46 +0100363 struct tegra_gpio_bank *bank = irq_data_get_irq_chip_data(d);
Joseph Lo203f31c2013-04-03 19:31:44 +0800364 int gpio = d->hwirq;
365 u32 port, bit, mask;
366
367 port = GPIO_PORT(gpio);
368 bit = GPIO_BIT(gpio);
369 mask = BIT(bit);
370
371 if (enable)
372 bank->wake_enb[port] |= mask;
373 else
374 bank->wake_enb[port] &= ~mask;
375
Thomas Gleixner6845664a2011-03-24 13:25:22 +0100376 return irq_set_irq_wake(bank->irq, enable);
Colin Cross2e47b8b2010-04-07 12:59:42 -0700377}
378#endif
Erik Gilling3c92db92010-03-15 19:40:06 -0700379
380static struct irq_chip tegra_gpio_irq_chip = {
381 .name = "GPIO",
Lennert Buytenhek37337a82010-11-29 11:14:46 +0100382 .irq_ack = tegra_gpio_irq_ack,
383 .irq_mask = tegra_gpio_irq_mask,
384 .irq_unmask = tegra_gpio_irq_unmask,
385 .irq_set_type = tegra_gpio_irq_set_type,
Stephen Warrendf231f22013-10-16 13:25:33 -0600386 .irq_shutdown = tegra_gpio_irq_shutdown,
Laxman Dewangan8939ddc2012-11-07 20:31:32 +0530387#ifdef CONFIG_PM_SLEEP
Joseph Lo203f31c2013-04-03 19:31:44 +0800388 .irq_set_wake = tegra_gpio_irq_set_wake,
Colin Cross2e47b8b2010-04-07 12:59:42 -0700389#endif
Erik Gilling3c92db92010-03-15 19:40:06 -0700390};
391
Laxman Dewangan8939ddc2012-11-07 20:31:32 +0530392static const struct dev_pm_ops tegra_gpio_pm_ops = {
393 SET_SYSTEM_SLEEP_PM_OPS(tegra_gpio_suspend, tegra_gpio_resume)
394};
395
Stephen Warren5c1e2c92012-03-16 17:35:08 -0600396struct tegra_gpio_soc_config {
397 u32 bank_stride;
398 u32 upper_offset;
399};
400
401static struct tegra_gpio_soc_config tegra20_gpio_config = {
402 .bank_stride = 0x80,
403 .upper_offset = 0x800,
404};
405
406static struct tegra_gpio_soc_config tegra30_gpio_config = {
407 .bank_stride = 0x100,
408 .upper_offset = 0x80,
409};
410
Bill Pembertonaeca8ad2012-11-19 13:24:14 -0500411static struct of_device_id tegra_gpio_of_match[] = {
Stephen Warren5c1e2c92012-03-16 17:35:08 -0600412 { .compatible = "nvidia,tegra30-gpio", .data = &tegra30_gpio_config },
413 { .compatible = "nvidia,tegra20-gpio", .data = &tegra20_gpio_config },
414 { },
415};
Erik Gilling3c92db92010-03-15 19:40:06 -0700416
417/* This lock class tells lockdep that GPIO irqs are in a different
418 * category than their parents, so it won't report false recursion.
419 */
420static struct lock_class_key gpio_lock_class;
421
Bill Pemberton38363092012-11-19 13:22:34 -0500422static int tegra_gpio_probe(struct platform_device *pdev)
Erik Gilling3c92db92010-03-15 19:40:06 -0700423{
Stephen Warren5c1e2c92012-03-16 17:35:08 -0600424 const struct of_device_id *match;
425 struct tegra_gpio_soc_config *config;
Stephen Warren88d89512011-10-11 16:16:14 -0600426 struct resource *res;
Erik Gilling3c92db92010-03-15 19:40:06 -0700427 struct tegra_gpio_bank *bank;
Stephen Warren47008002011-08-23 00:39:55 +0100428 int gpio;
Erik Gilling3c92db92010-03-15 19:40:06 -0700429 int i;
430 int j;
431
Stephen Warrendf231f22013-10-16 13:25:33 -0600432 dev = &pdev->dev;
433
Stephen Warren5c1e2c92012-03-16 17:35:08 -0600434 match = of_match_device(tegra_gpio_of_match, &pdev->dev);
Stephen Warren165b6c22013-02-15 14:54:48 -0700435 if (!match) {
436 dev_err(&pdev->dev, "Error: No device match found\n");
437 return -ENODEV;
438 }
439 config = (struct tegra_gpio_soc_config *)match->data;
Stephen Warren5c1e2c92012-03-16 17:35:08 -0600440
441 tegra_gpio_bank_stride = config->bank_stride;
442 tegra_gpio_upper_offset = config->upper_offset;
443
Stephen Warren33918112012-01-19 08:16:35 +0000444 for (;;) {
445 res = platform_get_resource(pdev, IORESOURCE_IRQ, tegra_gpio_bank_count);
446 if (!res)
447 break;
448 tegra_gpio_bank_count++;
449 }
450 if (!tegra_gpio_bank_count) {
451 dev_err(&pdev->dev, "Missing IRQ resource\n");
452 return -ENODEV;
453 }
454
455 tegra_gpio_chip.ngpio = tegra_gpio_bank_count * 32;
456
457 tegra_gpio_banks = devm_kzalloc(&pdev->dev,
458 tegra_gpio_bank_count * sizeof(*tegra_gpio_banks),
459 GFP_KERNEL);
460 if (!tegra_gpio_banks) {
461 dev_err(&pdev->dev, "Couldn't allocate bank structure\n");
462 return -ENODEV;
463 }
464
Linus Walleijd0235672012-10-16 21:00:09 +0200465 irq_domain = irq_domain_add_linear(pdev->dev.of_node,
466 tegra_gpio_chip.ngpio,
Stephen Warrenbdc93a72012-02-13 16:21:15 -0700467 &irq_domain_simple_ops, NULL);
Linus Walleijd0235672012-10-16 21:00:09 +0200468 if (!irq_domain)
469 return -ENODEV;
Stephen Warren6f74dc92012-01-04 08:39:37 +0000470
Stephen Warren33918112012-01-19 08:16:35 +0000471 for (i = 0; i < tegra_gpio_bank_count; i++) {
Stephen Warren88d89512011-10-11 16:16:14 -0600472 res = platform_get_resource(pdev, IORESOURCE_IRQ, i);
473 if (!res) {
474 dev_err(&pdev->dev, "Missing IRQ resource\n");
475 return -ENODEV;
476 }
477
478 bank = &tegra_gpio_banks[i];
479 bank->bank = i;
480 bank->irq = res->start;
481 }
482
483 res = platform_get_resource(pdev, IORESOURCE_MEM, 0);
Thierry Reding641d0342013-01-21 11:09:01 +0100484 regs = devm_ioremap_resource(&pdev->dev, res);
485 if (IS_ERR(regs))
486 return PTR_ERR(regs);
Stephen Warren88d89512011-10-11 16:16:14 -0600487
Stephen Warren4a3398e2012-03-16 17:37:24 -0600488 for (i = 0; i < tegra_gpio_bank_count; i++) {
Erik Gilling3c92db92010-03-15 19:40:06 -0700489 for (j = 0; j < 4; j++) {
490 int gpio = tegra_gpio_compose(i, j, 0);
Stephen Warren88d89512011-10-11 16:16:14 -0600491 tegra_gpio_writel(0x00, GPIO_INT_ENB(gpio));
Erik Gilling3c92db92010-03-15 19:40:06 -0700492 }
493 }
494
Stephen Warren88d89512011-10-11 16:16:14 -0600495 tegra_gpio_chip.of_node = pdev->dev.of_node;
Grant Likelydf221222011-06-15 14:54:14 -0600496
Erik Gilling3c92db92010-03-15 19:40:06 -0700497 gpiochip_add(&tegra_gpio_chip);
498
Stephen Warren33918112012-01-19 08:16:35 +0000499 for (gpio = 0; gpio < tegra_gpio_chip.ngpio; gpio++) {
Linus Walleijd0235672012-10-16 21:00:09 +0200500 int irq = irq_create_mapping(irq_domain, gpio);
Stephen Warren47008002011-08-23 00:39:55 +0100501 /* No validity check; all Tegra GPIOs are valid IRQs */
Erik Gilling3c92db92010-03-15 19:40:06 -0700502
Stephen Warren47008002011-08-23 00:39:55 +0100503 bank = &tegra_gpio_banks[GPIO_BANK(gpio)];
504
505 irq_set_lockdep_class(irq, &gpio_lock_class);
506 irq_set_chip_data(irq, bank);
507 irq_set_chip_and_handler(irq, &tegra_gpio_irq_chip,
Thomas Gleixnerf38c02f2011-03-24 13:35:09 +0100508 handle_simple_irq);
Stephen Warren47008002011-08-23 00:39:55 +0100509 set_irq_flags(irq, IRQF_VALID);
Erik Gilling3c92db92010-03-15 19:40:06 -0700510 }
511
Stephen Warren33918112012-01-19 08:16:35 +0000512 for (i = 0; i < tegra_gpio_bank_count; i++) {
Erik Gilling3c92db92010-03-15 19:40:06 -0700513 bank = &tegra_gpio_banks[i];
514
Thomas Gleixner6845664a2011-03-24 13:25:22 +0100515 irq_set_chained_handler(bank->irq, tegra_gpio_irq_handler);
516 irq_set_handler_data(bank->irq, bank);
Erik Gilling3c92db92010-03-15 19:40:06 -0700517
518 for (j = 0; j < 4; j++)
519 spin_lock_init(&bank->lvl_lock[j]);
520 }
521
522 return 0;
523}
524
Stephen Warren88d89512011-10-11 16:16:14 -0600525static struct platform_driver tegra_gpio_driver = {
526 .driver = {
527 .name = "tegra-gpio",
528 .owner = THIS_MODULE,
Laxman Dewangan8939ddc2012-11-07 20:31:32 +0530529 .pm = &tegra_gpio_pm_ops,
Stephen Warren88d89512011-10-11 16:16:14 -0600530 .of_match_table = tegra_gpio_of_match,
531 },
532 .probe = tegra_gpio_probe,
533};
534
535static int __init tegra_gpio_init(void)
536{
537 return platform_driver_register(&tegra_gpio_driver);
538}
Erik Gilling3c92db92010-03-15 19:40:06 -0700539postcore_initcall(tegra_gpio_init);
540
541#ifdef CONFIG_DEBUG_FS
542
543#include <linux/debugfs.h>
544#include <linux/seq_file.h>
545
546static int dbg_gpio_show(struct seq_file *s, void *unused)
547{
548 int i;
549 int j;
550
Stephen Warren4a3398e2012-03-16 17:37:24 -0600551 for (i = 0; i < tegra_gpio_bank_count; i++) {
Erik Gilling3c92db92010-03-15 19:40:06 -0700552 for (j = 0; j < 4; j++) {
553 int gpio = tegra_gpio_compose(i, j, 0);
Colin Cross2e47b8b2010-04-07 12:59:42 -0700554 seq_printf(s,
555 "%d:%d %02x %02x %02x %02x %02x %02x %06x\n",
556 i, j,
Stephen Warren88d89512011-10-11 16:16:14 -0600557 tegra_gpio_readl(GPIO_CNF(gpio)),
558 tegra_gpio_readl(GPIO_OE(gpio)),
559 tegra_gpio_readl(GPIO_OUT(gpio)),
560 tegra_gpio_readl(GPIO_IN(gpio)),
561 tegra_gpio_readl(GPIO_INT_STA(gpio)),
562 tegra_gpio_readl(GPIO_INT_ENB(gpio)),
563 tegra_gpio_readl(GPIO_INT_LVL(gpio)));
Erik Gilling3c92db92010-03-15 19:40:06 -0700564 }
565 }
566 return 0;
567}
568
569static int dbg_gpio_open(struct inode *inode, struct file *file)
570{
571 return single_open(file, dbg_gpio_show, &inode->i_private);
572}
573
574static const struct file_operations debug_fops = {
575 .open = dbg_gpio_open,
576 .read = seq_read,
577 .llseek = seq_lseek,
578 .release = single_release,
579};
580
581static int __init tegra_gpio_debuginit(void)
582{
583 (void) debugfs_create_file("tegra_gpio", S_IRUGO,
584 NULL, NULL, &debug_fops);
585 return 0;
586}
587late_initcall(tegra_gpio_debuginit);
588#endif