blob: d0c1dab9b435480bef9d6c61f42cac9dbea0107f [file] [log] [blame]
Alan Coxda9bb1d2006-01-18 17:44:13 -08001#
2# EDAC Kconfig
Doug Thompson4577ca52009-04-02 16:58:43 -07003# Copyright (c) 2008 Doug Thompson www.softwarebitmaker.com
Alan Coxda9bb1d2006-01-18 17:44:13 -08004# Licensed and distributed under the GPL
Borislav Petkovb01aec92015-05-21 19:59:31 +02005
6config EDAC_ATOMIC_SCRUB
7 bool
Alan Coxda9bb1d2006-01-18 17:44:13 -08008
Borislav Petkov544516632012-12-18 22:02:56 +01009config EDAC_SUPPORT
10 bool
11
Jan Engelhardt751cb5e2007-07-15 23:39:27 -070012menuconfig EDAC
GeunSik Lime24aca62009-06-17 16:28:02 -070013 bool "EDAC (Error Detection And Correction) reporting"
Borislav Petkovb01aec92015-05-21 19:59:31 +020014 depends on HAS_IOMEM && EDAC_SUPPORT
Alan Coxda9bb1d2006-01-18 17:44:13 -080015 help
16 EDAC is designed to report errors in the core system.
17 These are low-level errors that are reported in the CPU or
Douglas Thompson8cb2a392007-07-19 01:50:12 -070018 supporting chipset or other subsystems:
19 memory errors, cache errors, PCI errors, thermal throttling, etc..
20 If unsure, select 'Y'.
Alan Coxda9bb1d2006-01-18 17:44:13 -080021
Tim Small57c432b2006-03-09 17:33:50 -080022 If this code is reporting problems on your system, please
23 see the EDAC project web pages for more information at:
24
25 <http://bluesmoke.sourceforge.net/>
26
27 and:
28
29 <http://buttersideup.com/edacwiki>
30
31 There is also a mailing list for the EDAC project, which can
32 be found via the sourceforge page.
33
Jan Engelhardt751cb5e2007-07-15 23:39:27 -070034if EDAC
Alan Coxda9bb1d2006-01-18 17:44:13 -080035
Mauro Carvalho Chehab19974712012-03-21 17:06:53 -030036config EDAC_LEGACY_SYSFS
37 bool "EDAC legacy sysfs"
38 default y
39 help
40 Enable the compatibility sysfs nodes.
41 Use 'Y' if your edac utilities aren't ported to work with the newer
42 structures.
43
Alan Coxda9bb1d2006-01-18 17:44:13 -080044config EDAC_DEBUG
45 bool "Debugging"
Alan Coxda9bb1d2006-01-18 17:44:13 -080046 help
Borislav Petkov37929872012-09-10 16:50:54 +020047 This turns on debugging information for the entire EDAC subsystem.
48 You do so by inserting edac_module with "edac_debug_level=x." Valid
49 levels are 0-4 (from low to high) and by default it is set to 2.
50 Usually you should select 'N' here.
Alan Coxda9bb1d2006-01-18 17:44:13 -080051
Borislav Petkov9cdeb402010-09-02 18:33:24 +020052config EDAC_DECODE_MCE
Borislav Petkov0d18b2e2009-10-02 15:31:48 +020053 tristate "Decode MCEs in human-readable form (only on AMD for now)"
Borislav Petkov168eb342011-08-10 09:43:30 -030054 depends on CPU_SUP_AMD && X86_MCE_AMD
Borislav Petkov0d18b2e2009-10-02 15:31:48 +020055 default y
56 ---help---
57 Enable this option if you want to decode Machine Check Exceptions
Lucas De Marchi25985ed2011-03-30 22:57:33 -030058 occurring on your machine in human-readable form.
Borislav Petkov0d18b2e2009-10-02 15:31:48 +020059
60 You should definitely say Y here in case you want to decode MCEs
61 which occur really early upon boot, before the module infrastructure
62 has been initialized.
63
Alan Coxda9bb1d2006-01-18 17:44:13 -080064config EDAC_MM_EDAC
65 tristate "Main Memory EDAC (Error Detection And Correction) reporting"
Chen, Gong76ac8272014-06-11 13:54:04 -070066 select RAS
Alan Coxda9bb1d2006-01-18 17:44:13 -080067 help
68 Some systems are able to detect and correct errors in main
69 memory. EDAC can report statistics on memory error
70 detection and correction (EDAC - or commonly referred to ECC
71 errors). EDAC will also try to decode where these errors
72 occurred so that a particular failing memory module can be
73 replaced. If unsure, select 'Y'.
74
Mauro Carvalho Chehab77c5f5d2013-02-15 06:11:57 -030075config EDAC_GHES
76 bool "Output ACPI APEI/GHES BIOS detected errors via EDAC"
77 depends on ACPI_APEI_GHES && (EDAC_MM_EDAC=y)
78 default y
79 help
80 Not all machines support hardware-driven error report. Some of those
81 provide a BIOS-driven error report mechanism via ACPI, using the
82 APEI/GHES driver. By enabling this option, the error reports provided
83 by GHES are sent to userspace via the EDAC API.
84
85 When this option is enabled, it will disable the hardware-driven
86 mechanisms, if a GHES BIOS is detected, entering into the
87 "Firmware First" mode.
88
89 It should be noticed that keeping both GHES and a hardware-driven
90 error mechanism won't work well, as BIOS will race with OS, while
91 reading the error registers. So, if you want to not use "Firmware
92 first" GHES error mechanism, you should disable GHES either at
93 compilation time or by passing "ghes.disable=1" Kernel parameter
94 at boot time.
95
96 In doubt, say 'Y'.
97
Doug Thompson7d6034d2009-04-27 20:01:01 +020098config EDAC_AMD64
Tomasz Palaf5b10c42014-11-02 11:22:12 +010099 tristate "AMD64 (Opteron, Athlon64)"
100 depends on EDAC_MM_EDAC && AMD_NB && EDAC_DECODE_MCE
Doug Thompson7d6034d2009-04-27 20:01:01 +0200101 help
Borislav Petkov027dbd62010-10-13 22:12:15 +0200102 Support for error detection and correction of DRAM ECC errors on
Tomasz Palaf5b10c42014-11-02 11:22:12 +0100103 the AMD64 families (>= K8) of memory controllers.
Doug Thompson7d6034d2009-04-27 20:01:01 +0200104
105config EDAC_AMD64_ERROR_INJECTION
Borislav Petkov9cdeb402010-09-02 18:33:24 +0200106 bool "Sysfs HW Error injection facilities"
Doug Thompson7d6034d2009-04-27 20:01:01 +0200107 depends on EDAC_AMD64
108 help
109 Recent Opterons (Family 10h and later) provide for Memory Error
110 Injection into the ECC detection circuits. The amd64_edac module
111 allows the operator/user to inject Uncorrectable and Correctable
112 errors into DRAM.
113
114 When enabled, in each of the respective memory controller directories
115 (/sys/devices/system/edac/mc/mcX), there are 3 input files:
116
117 - inject_section (0..3, 16-byte section of 64-byte cacheline),
118 - inject_word (0..8, 16-bit word of 16-byte section),
119 - inject_ecc_vector (hex ecc vector: select bits of inject word)
120
121 In addition, there are two control files, inject_read and inject_write,
122 which trigger the DRAM ECC Read and Write respectively.
Alan Coxda9bb1d2006-01-18 17:44:13 -0800123
124config EDAC_AMD76X
125 tristate "AMD 76x (760, 762, 768)"
Dave Jones90cbc452006-02-03 03:04:11 -0800126 depends on EDAC_MM_EDAC && PCI && X86_32
Alan Coxda9bb1d2006-01-18 17:44:13 -0800127 help
128 Support for error detection and correction on the AMD 76x
129 series of chipsets used with the Athlon processor.
130
131config EDAC_E7XXX
132 tristate "Intel e7xxx (e7205, e7500, e7501, e7505)"
Dave Peterson39f1d8d2006-03-26 01:38:50 -0800133 depends on EDAC_MM_EDAC && PCI && X86_32
Alan Coxda9bb1d2006-01-18 17:44:13 -0800134 help
135 Support for error detection and correction on the Intel
136 E7205, E7500, E7501 and E7505 server chipsets.
137
138config EDAC_E752X
Andrei Konovalov5135b792008-04-29 01:03:13 -0700139 tristate "Intel e752x (e7520, e7525, e7320) and 3100"
Stephen Rothwell40b31362013-05-21 13:49:35 +1000140 depends on EDAC_MM_EDAC && PCI && X86
Alan Coxda9bb1d2006-01-18 17:44:13 -0800141 help
142 Support for error detection and correction on the Intel
143 E7520, E7525, E7320 server chipsets.
144
Tim Small5a2c6752007-07-19 01:49:42 -0700145config EDAC_I82443BXGX
146 tristate "Intel 82443BX/GX (440BX/GX)"
147 depends on EDAC_MM_EDAC && PCI && X86_32
Andrew Morton28f96eea2007-07-19 01:49:45 -0700148 depends on BROKEN
Tim Small5a2c6752007-07-19 01:49:42 -0700149 help
150 Support for error detection and correction on the Intel
151 82443BX/GX memory controllers (440BX/GX chipsets).
152
Alan Coxda9bb1d2006-01-18 17:44:13 -0800153config EDAC_I82875P
154 tristate "Intel 82875p (D82875P, E7210)"
Dave Peterson39f1d8d2006-03-26 01:38:50 -0800155 depends on EDAC_MM_EDAC && PCI && X86_32
Alan Coxda9bb1d2006-01-18 17:44:13 -0800156 help
157 Support for error detection and correction on the Intel
158 DP82785P and E7210 server chipsets.
159
Ranganathan Desikan420390f2007-07-19 01:50:31 -0700160config EDAC_I82975X
161 tristate "Intel 82975x (D82975x)"
162 depends on EDAC_MM_EDAC && PCI && X86
163 help
164 Support for error detection and correction on the Intel
165 DP82975x server chipsets.
166
Jason Uhlenkott535c6a52007-07-19 01:49:48 -0700167config EDAC_I3000
168 tristate "Intel 3000/3010"
Jason Uhlenkottf5c04542008-02-07 00:15:01 -0800169 depends on EDAC_MM_EDAC && PCI && X86
Jason Uhlenkott535c6a52007-07-19 01:49:48 -0700170 help
171 Support for error detection and correction on the Intel
172 3000 and 3010 server chipsets.
173
Jason Uhlenkottdd8ef1d2009-09-23 15:57:27 -0700174config EDAC_I3200
175 tristate "Intel 3200"
Kees Cook053417a2013-01-16 18:53:31 -0800176 depends on EDAC_MM_EDAC && PCI && X86
Jason Uhlenkottdd8ef1d2009-09-23 15:57:27 -0700177 help
178 Support for error detection and correction on the Intel
179 3200 and 3210 server chipsets.
180
Jason Baron7ee40b82014-07-04 13:48:32 +0200181config EDAC_IE31200
182 tristate "Intel e312xx"
183 depends on EDAC_MM_EDAC && PCI && X86
184 help
185 Support for error detection and correction on the Intel
186 E3-1200 based DRAM controllers.
187
Hitoshi Mitakedf8bc08c2008-10-29 14:00:50 -0700188config EDAC_X38
189 tristate "Intel X38"
190 depends on EDAC_MM_EDAC && PCI && X86
191 help
192 Support for error detection and correction on the Intel
193 X38 server chipsets.
194
Mauro Carvalho Chehab920c8df2009-01-06 14:43:00 -0800195config EDAC_I5400
196 tristate "Intel 5400 (Seaburg) chipsets"
197 depends on EDAC_MM_EDAC && PCI && X86
198 help
199 Support for error detection and correction the Intel
200 i5400 MCH chipset (Seaburg).
201
Mauro Carvalho Chehaba0c36a12009-06-22 22:41:15 -0300202config EDAC_I7CORE
203 tristate "Intel i7 Core (Nehalem) processors"
Borislav Petkov168eb342011-08-10 09:43:30 -0300204 depends on EDAC_MM_EDAC && PCI && X86 && X86_MCE_INTEL
Mauro Carvalho Chehaba0c36a12009-06-22 22:41:15 -0300205 help
206 Support for error detection and correction the Intel
Mauro Carvalho Chehab696e4092009-07-23 06:57:45 -0300207 i7 Core (Nehalem) Integrated Memory Controller that exists on
208 newer processors like i7 Core, i7 Core Extreme, Xeon 35xx
209 and Xeon 55xx processors.
Mauro Carvalho Chehaba0c36a12009-06-22 22:41:15 -0300210
Alan Coxda9bb1d2006-01-18 17:44:13 -0800211config EDAC_I82860
212 tristate "Intel 82860"
Dave Peterson39f1d8d2006-03-26 01:38:50 -0800213 depends on EDAC_MM_EDAC && PCI && X86_32
Alan Coxda9bb1d2006-01-18 17:44:13 -0800214 help
215 Support for error detection and correction on the Intel
216 82860 chipset.
217
218config EDAC_R82600
219 tristate "Radisys 82600 embedded chipset"
Dave Peterson39f1d8d2006-03-26 01:38:50 -0800220 depends on EDAC_MM_EDAC && PCI && X86_32
Alan Coxda9bb1d2006-01-18 17:44:13 -0800221 help
222 Support for error detection and correction on the Radisys
223 82600 embedded chipset.
224
Eric Wolleseneb607052007-07-19 01:49:39 -0700225config EDAC_I5000
226 tristate "Intel Greencreek/Blackford chipset"
227 depends on EDAC_MM_EDAC && X86 && PCI
228 help
229 Support for error detection and correction the Intel
230 Greekcreek/Blackford chipsets.
231
Arthur Jones8f421c592008-07-25 01:49:04 -0700232config EDAC_I5100
233 tristate "Intel San Clemente MCH"
234 depends on EDAC_MM_EDAC && X86 && PCI
235 help
236 Support for error detection and correction the Intel
237 San Clemente MCH.
238
Mauro Carvalho Chehabfcaf7802010-08-24 23:22:57 -0300239config EDAC_I7300
240 tristate "Intel Clarksboro MCH"
241 depends on EDAC_MM_EDAC && X86 && PCI
242 help
243 Support for error detection and correction the Intel
244 Clarksboro MCH (Intel 7300 chipset).
245
Mauro Carvalho Chehab3d78c9a2011-10-20 19:33:46 -0200246config EDAC_SBRIDGE
Aristeu Rozanski50d1bb92014-06-20 10:27:54 -0300247 tristate "Intel Sandy-Bridge/Ivy-Bridge/Haswell Integrated MC"
Hui Wang22a5c272012-02-06 04:10:59 -0300248 depends on EDAC_MM_EDAC && PCI && X86_64 && X86_MCE_INTEL
Kees Cook053417a2013-01-16 18:53:31 -0800249 depends on PCI_MMCONFIG
Mauro Carvalho Chehab3d78c9a2011-10-20 19:33:46 -0200250 help
251 Support for error detection and correction the Intel
Aristeu Rozanski50d1bb92014-06-20 10:27:54 -0300252 Sandy Bridge, Ivy Bridge and Haswell Integrated Memory Controllers.
Mauro Carvalho Chehab3d78c9a2011-10-20 19:33:46 -0200253
Dave Jianga9a753d2008-02-07 00:14:55 -0800254config EDAC_MPC85XX
Ira W. Snyderb4846252009-09-23 15:57:25 -0700255 tristate "Freescale MPC83xx / MPC85xx"
York Sun74210262015-05-12 18:03:41 +0800256 depends on EDAC_MM_EDAC && FSL_SOC
Dave Jianga9a753d2008-02-07 00:14:55 -0800257 help
258 Support for error detection and correction on the Freescale
York Sun74210262015-05-12 18:03:41 +0800259 MPC8349, MPC8560, MPC8540, MPC8548, T4240
Dave Jianga9a753d2008-02-07 00:14:55 -0800260
Dave Jiang4f4aeea2008-02-07 00:14:56 -0800261config EDAC_MV64X60
262 tristate "Marvell MV64x60"
263 depends on EDAC_MM_EDAC && MV64X60
264 help
265 Support for error detection and correction on the Marvell
266 MV64360 and MV64460 chipsets.
267
Egor Martovetsky7d8536f2007-07-19 01:50:24 -0700268config EDAC_PASEMI
269 tristate "PA Semi PWRficient"
270 depends on EDAC_MM_EDAC && PCI
Doug Thompsonddcc3052007-07-26 10:41:16 -0700271 depends on PPC_PASEMI
Egor Martovetsky7d8536f2007-07-19 01:50:24 -0700272 help
273 Support for error detection and correction on PA Semi
274 PWRficient.
275
Benjamin Herrenschmidt48764e42008-02-07 00:14:53 -0800276config EDAC_CELL
277 tristate "Cell Broadband Engine memory controller"
Benjamin Krilldef434c2008-11-27 16:15:44 +0100278 depends on EDAC_MM_EDAC && PPC_CELL_COMMON
Benjamin Herrenschmidt48764e42008-02-07 00:14:53 -0800279 help
280 Support for error detection and correction on the
281 Cell Broadband Engine internal memory controller
282 on platform without a hypervisor
Egor Martovetsky7d8536f2007-07-19 01:50:24 -0700283
Grant Ericksondba7a772009-04-02 16:58:45 -0700284config EDAC_PPC4XX
285 tristate "PPC4xx IBM DDR2 Memory Controller"
286 depends on EDAC_MM_EDAC && 4xx
287 help
288 This enables support for EDAC on the ECC memory used
289 with the IBM DDR2 memory controller found in various
290 PowerPC 4xx embedded processors such as the 405EX[r],
291 440SP, 440SPe, 460EX, 460GT and 460SX.
292
Harry Ciaoe8765582009-04-02 16:58:51 -0700293config EDAC_AMD8131
294 tristate "AMD8131 HyperTransport PCI-X Tunnel"
Harry Ciao715fe7a2009-05-28 14:34:43 -0700295 depends on EDAC_MM_EDAC && PCI && PPC_MAPLE
Harry Ciaoe8765582009-04-02 16:58:51 -0700296 help
297 Support for error detection and correction on the
298 AMD8131 HyperTransport PCI-X Tunnel chip.
Harry Ciao715fe7a2009-05-28 14:34:43 -0700299 Note, add more Kconfig dependency if it's adopted
300 on some machine other than Maple.
Harry Ciaoe8765582009-04-02 16:58:51 -0700301
Harry Ciao58b4ce62009-04-02 16:58:51 -0700302config EDAC_AMD8111
303 tristate "AMD8111 HyperTransport I/O Hub"
Harry Ciao715fe7a2009-05-28 14:34:43 -0700304 depends on EDAC_MM_EDAC && PCI && PPC_MAPLE
Harry Ciao58b4ce62009-04-02 16:58:51 -0700305 help
306 Support for error detection and correction on the
307 AMD8111 HyperTransport I/O Hub chip.
Harry Ciao715fe7a2009-05-28 14:34:43 -0700308 Note, add more Kconfig dependency if it's adopted
309 on some machine other than Maple.
Harry Ciao58b4ce62009-04-02 16:58:51 -0700310
Harry Ciao2a9036a2009-06-17 16:27:58 -0700311config EDAC_CPC925
312 tristate "IBM CPC925 Memory Controller (PPC970FX)"
313 depends on EDAC_MM_EDAC && PPC64
314 help
315 Support for error detection and correction on the
316 IBM CPC925 Bridge and Memory Controller, which is
317 a companion chip to the PowerPC 970 family of
318 processors.
319
Chris Metcalf5c770752011-03-01 13:01:49 -0500320config EDAC_TILE
321 tristate "Tilera Memory Controller"
322 depends on EDAC_MM_EDAC && TILE
323 default y
324 help
325 Support for error detection and correction on the
326 Tilera memory controller.
327
Rob Herringa1b01ed2012-06-13 12:01:55 -0500328config EDAC_HIGHBANK_MC
329 tristate "Highbank Memory Controller"
330 depends on EDAC_MM_EDAC && ARCH_HIGHBANK
331 help
332 Support for error detection and correction on the
333 Calxeda Highbank memory controller.
334
Rob Herring69154d02012-06-11 21:32:14 -0500335config EDAC_HIGHBANK_L2
336 tristate "Highbank L2 Cache"
337 depends on EDAC_MM_EDAC && ARCH_HIGHBANK
338 help
339 Support for error detection and correction on the
340 Calxeda Highbank memory controller.
341
Ralf Baechlef65aad42012-10-17 00:39:09 +0200342config EDAC_OCTEON_PC
343 tristate "Cavium Octeon Primary Caches"
344 depends on EDAC_MM_EDAC && CPU_CAVIUM_OCTEON
345 help
346 Support for error detection and correction on the primary caches of
347 the cnMIPS cores of Cavium Octeon family SOCs.
348
349config EDAC_OCTEON_L2C
350 tristate "Cavium Octeon Secondary Caches (L2C)"
David Daney9ddebc42013-05-22 15:10:46 +0000351 depends on EDAC_MM_EDAC && CAVIUM_OCTEON_SOC
Ralf Baechlef65aad42012-10-17 00:39:09 +0200352 help
353 Support for error detection and correction on the
354 Cavium Octeon family of SOCs.
355
356config EDAC_OCTEON_LMC
357 tristate "Cavium Octeon DRAM Memory Controller (LMC)"
David Daney9ddebc42013-05-22 15:10:46 +0000358 depends on EDAC_MM_EDAC && CAVIUM_OCTEON_SOC
Ralf Baechlef65aad42012-10-17 00:39:09 +0200359 help
360 Support for error detection and correction on the
361 Cavium Octeon family of SOCs.
362
363config EDAC_OCTEON_PCI
364 tristate "Cavium Octeon PCI Controller"
David Daney9ddebc42013-05-22 15:10:46 +0000365 depends on EDAC_MM_EDAC && PCI && CAVIUM_OCTEON_SOC
Ralf Baechlef65aad42012-10-17 00:39:09 +0200366 help
367 Support for error detection and correction on the
368 Cavium Octeon family of SOCs.
369
Thor Thayerc3eea192016-02-10 13:26:21 -0600370config EDAC_ALTERA
371 bool "Altera SOCFPGA ECC"
Thor Thayer7e52a032015-04-17 17:16:14 -0500372 depends on EDAC_MM_EDAC=y && ARCH_SOCFPGA
Thor Thayer71bcada2014-09-03 10:27:54 -0500373 help
374 Support for error detection and correction on the
Thor Thayerc3eea192016-02-10 13:26:21 -0600375 Altera SOCs. This must be selected for SDRAM ECC.
376 Note that the preloader must initialize the SDRAM
377 before loading the kernel.
378
379config EDAC_ALTERA_L2C
380 bool "Altera L2 Cache ECC"
Thor Thayer3a8f21f2016-03-21 11:01:38 -0500381 depends on EDAC_ALTERA=y && CACHE_L2X0
Thor Thayerc3eea192016-02-10 13:26:21 -0600382 help
383 Support for error detection and correction on the
384 Altera L2 cache Memory for Altera SoCs. This option
Thor Thayer3a8f21f2016-03-21 11:01:38 -0500385 requires L2 cache.
Thor Thayerc3eea192016-02-10 13:26:21 -0600386
387config EDAC_ALTERA_OCRAM
388 bool "Altera On-Chip RAM ECC"
389 depends on EDAC_ALTERA=y && SRAM && GENERIC_ALLOCATOR
390 help
391 Support for error detection and correction on the
392 Altera On-Chip RAM Memory for Altera SoCs.
Thor Thayer71bcada2014-09-03 10:27:54 -0500393
Thor Thayerab8c1e02016-06-22 08:58:58 -0500394config EDAC_ALTERA_ETHERNET
395 bool "Altera Ethernet FIFO ECC"
396 depends on EDAC_ALTERA=y
397 help
398 Support for error detection and correction on the
399 Altera Ethernet FIFO Memory for Altera SoCs.
400
Punnaiah Choudary Kalluriae9b56e2015-01-06 23:13:47 +0530401config EDAC_SYNOPSYS
402 tristate "Synopsys DDR Memory Controller"
403 depends on EDAC_MM_EDAC && ARCH_ZYNQ
404 help
405 Support for error detection and correction on the Synopsys DDR
406 memory controller.
407
Loc Ho0d442932015-05-22 17:32:59 -0600408config EDAC_XGENE
409 tristate "APM X-Gene SoC"
410 depends on EDAC_MM_EDAC && (ARM64 || COMPILE_TEST)
411 help
412 Support for error detection and correction on the
413 APM X-Gene family of SOCs.
414
Jan Engelhardt751cb5e2007-07-15 23:39:27 -0700415endif # EDAC