blob: a5e72cb5f53cf708706a99b1d98ed983e629a81c [file] [log] [blame]
Mark Brownbe2de992011-05-10 15:42:08 +02001/*
Mark Brownb3748dd2009-06-15 11:23:20 +01002 * Copyright 2009 Wolfson Microelectronics plc
3 *
4 * S3C64xx CPUfreq Support
5 *
6 * This program is free software; you can redistribute it and/or modify
7 * it under the terms of the GNU General Public License version 2 as
8 * published by the Free Software Foundation.
9 */
10
Mark Browna6a43412011-12-05 18:22:01 +000011#define pr_fmt(fmt) "cpufreq: " fmt
12
Mark Brownb3748dd2009-06-15 11:23:20 +010013#include <linux/kernel.h>
14#include <linux/types.h>
15#include <linux/init.h>
16#include <linux/cpufreq.h>
17#include <linux/clk.h>
18#include <linux/err.h>
19#include <linux/regulator/consumer.h>
Mark Browna6ee8772011-07-29 16:19:26 +010020#include <linux/module.h>
Mark Brownb3748dd2009-06-15 11:23:20 +010021
22static struct clk *armclk;
23static struct regulator *vddarm;
Mark Brown43f10692009-11-03 14:42:11 +000024static unsigned long regulator_latency;
Mark Brownb3748dd2009-06-15 11:23:20 +010025
26#ifdef CONFIG_CPU_S3C6410
27struct s3c64xx_dvfs {
28 unsigned int vddarm_min;
29 unsigned int vddarm_max;
30};
31
32static struct s3c64xx_dvfs s3c64xx_dvfs_table[] = {
Mark Browne9c08f02009-11-03 14:42:12 +000033 [0] = { 1000000, 1150000 },
34 [1] = { 1050000, 1150000 },
35 [2] = { 1100000, 1150000 },
36 [3] = { 1200000, 1350000 },
Mark Brownc6e2d682011-06-08 14:49:15 +010037 [4] = { 1300000, 1350000 },
Mark Brownb3748dd2009-06-15 11:23:20 +010038};
39
40static struct cpufreq_frequency_table s3c64xx_freq_table[] = {
41 { 0, 66000 },
Mark Brownef993ef82011-06-28 20:26:49 -070042 { 0, 100000 },
Mark Brownb3748dd2009-06-15 11:23:20 +010043 { 0, 133000 },
Mark Brownef993ef82011-06-28 20:26:49 -070044 { 1, 200000 },
Mark Brownb3748dd2009-06-15 11:23:20 +010045 { 1, 222000 },
46 { 1, 266000 },
47 { 2, 333000 },
48 { 2, 400000 },
Mark Browne9c08f02009-11-03 14:42:12 +000049 { 2, 532000 },
50 { 2, 533000 },
51 { 3, 667000 },
Mark Brownc6e2d682011-06-08 14:49:15 +010052 { 4, 800000 },
Mark Brownb3748dd2009-06-15 11:23:20 +010053 { 0, CPUFREQ_TABLE_END },
54};
55#endif
56
57static int s3c64xx_cpufreq_verify_speed(struct cpufreq_policy *policy)
58{
59 if (policy->cpu != 0)
60 return -EINVAL;
61
62 return cpufreq_frequency_table_verify(policy, s3c64xx_freq_table);
63}
64
65static unsigned int s3c64xx_cpufreq_get_speed(unsigned int cpu)
66{
67 if (cpu != 0)
68 return 0;
69
70 return clk_get_rate(armclk) / 1000;
71}
72
73static int s3c64xx_cpufreq_set_target(struct cpufreq_policy *policy,
74 unsigned int target_freq,
75 unsigned int relation)
76{
77 int ret;
78 unsigned int i;
79 struct cpufreq_freqs freqs;
80 struct s3c64xx_dvfs *dvfs;
81
82 ret = cpufreq_frequency_table_target(policy, s3c64xx_freq_table,
83 target_freq, relation, &i);
84 if (ret != 0)
85 return ret;
86
87 freqs.cpu = 0;
88 freqs.old = clk_get_rate(armclk) / 1000;
89 freqs.new = s3c64xx_freq_table[i].frequency;
90 freqs.flags = 0;
91 dvfs = &s3c64xx_dvfs_table[s3c64xx_freq_table[i].index];
92
93 if (freqs.old == freqs.new)
94 return 0;
95
Mark Browna6a43412011-12-05 18:22:01 +000096 pr_debug("Transition %d-%dkHz\n", freqs.old, freqs.new);
Mark Brownb3748dd2009-06-15 11:23:20 +010097
98 cpufreq_notify_transition(&freqs, CPUFREQ_PRECHANGE);
99
100#ifdef CONFIG_REGULATOR
101 if (vddarm && freqs.new > freqs.old) {
102 ret = regulator_set_voltage(vddarm,
103 dvfs->vddarm_min,
104 dvfs->vddarm_max);
105 if (ret != 0) {
Mark Browna6a43412011-12-05 18:22:01 +0000106 pr_err("Failed to set VDDARM for %dkHz: %d\n",
Mark Brownb3748dd2009-06-15 11:23:20 +0100107 freqs.new, ret);
108 goto err;
109 }
110 }
111#endif
112
113 ret = clk_set_rate(armclk, freqs.new * 1000);
114 if (ret < 0) {
Mark Browna6a43412011-12-05 18:22:01 +0000115 pr_err("Failed to set rate %dkHz: %d\n",
Mark Brownb3748dd2009-06-15 11:23:20 +0100116 freqs.new, ret);
117 goto err;
118 }
119
Mark Brownfb3b1fe2011-06-22 15:08:56 +0100120 cpufreq_notify_transition(&freqs, CPUFREQ_POSTCHANGE);
121
Mark Brownb3748dd2009-06-15 11:23:20 +0100122#ifdef CONFIG_REGULATOR
123 if (vddarm && freqs.new < freqs.old) {
124 ret = regulator_set_voltage(vddarm,
125 dvfs->vddarm_min,
126 dvfs->vddarm_max);
127 if (ret != 0) {
Mark Browna6a43412011-12-05 18:22:01 +0000128 pr_err("Failed to set VDDARM for %dkHz: %d\n",
Mark Brownb3748dd2009-06-15 11:23:20 +0100129 freqs.new, ret);
130 goto err_clk;
131 }
132 }
133#endif
134
Mark Browna6a43412011-12-05 18:22:01 +0000135 pr_debug("Set actual frequency %lukHz\n",
Mark Brownb3748dd2009-06-15 11:23:20 +0100136 clk_get_rate(armclk) / 1000);
137
138 return 0;
139
140err_clk:
141 if (clk_set_rate(armclk, freqs.old * 1000) < 0)
142 pr_err("Failed to restore original clock rate\n");
143err:
144 cpufreq_notify_transition(&freqs, CPUFREQ_POSTCHANGE);
145
146 return ret;
147}
148
149#ifdef CONFIG_REGULATOR
Mark Brown43f10692009-11-03 14:42:11 +0000150static void __init s3c64xx_cpufreq_config_regulator(void)
Mark Brownb3748dd2009-06-15 11:23:20 +0100151{
152 int count, v, i, found;
153 struct cpufreq_frequency_table *freq;
154 struct s3c64xx_dvfs *dvfs;
155
156 count = regulator_count_voltages(vddarm);
157 if (count < 0) {
Mark Browna6a43412011-12-05 18:22:01 +0000158 pr_err("Unable to check supported voltages\n");
Mark Brownb3748dd2009-06-15 11:23:20 +0100159 }
160
161 freq = s3c64xx_freq_table;
Mark Brown43f10692009-11-03 14:42:11 +0000162 while (count > 0 && freq->frequency != CPUFREQ_TABLE_END) {
Mark Brownb3748dd2009-06-15 11:23:20 +0100163 if (freq->frequency == CPUFREQ_ENTRY_INVALID)
164 continue;
165
166 dvfs = &s3c64xx_dvfs_table[freq->index];
167 found = 0;
168
169 for (i = 0; i < count; i++) {
170 v = regulator_list_voltage(vddarm, i);
171 if (v >= dvfs->vddarm_min && v <= dvfs->vddarm_max)
172 found = 1;
173 }
174
175 if (!found) {
Mark Browna6a43412011-12-05 18:22:01 +0000176 pr_debug("%dkHz unsupported by regulator\n",
Mark Brownb3748dd2009-06-15 11:23:20 +0100177 freq->frequency);
178 freq->frequency = CPUFREQ_ENTRY_INVALID;
179 }
180
181 freq++;
182 }
Mark Brown43f10692009-11-03 14:42:11 +0000183
184 /* Guess based on having to do an I2C/SPI write; in future we
185 * will be able to query the regulator performance here. */
186 regulator_latency = 1 * 1000 * 1000;
Mark Brownb3748dd2009-06-15 11:23:20 +0100187}
188#endif
189
Mark Brown6d0de152011-03-11 16:10:03 +0900190static int s3c64xx_cpufreq_driver_init(struct cpufreq_policy *policy)
Mark Brownb3748dd2009-06-15 11:23:20 +0100191{
192 int ret;
193 struct cpufreq_frequency_table *freq;
194
195 if (policy->cpu != 0)
196 return -EINVAL;
197
198 if (s3c64xx_freq_table == NULL) {
Mark Browna6a43412011-12-05 18:22:01 +0000199 pr_err("No frequency information for this CPU\n");
Mark Brownb3748dd2009-06-15 11:23:20 +0100200 return -ENODEV;
201 }
202
203 armclk = clk_get(NULL, "armclk");
204 if (IS_ERR(armclk)) {
Mark Browna6a43412011-12-05 18:22:01 +0000205 pr_err("Unable to obtain ARMCLK: %ld\n",
Mark Brownb3748dd2009-06-15 11:23:20 +0100206 PTR_ERR(armclk));
207 return PTR_ERR(armclk);
208 }
209
210#ifdef CONFIG_REGULATOR
211 vddarm = regulator_get(NULL, "vddarm");
212 if (IS_ERR(vddarm)) {
213 ret = PTR_ERR(vddarm);
Mark Browna6a43412011-12-05 18:22:01 +0000214 pr_err("Failed to obtain VDDARM: %d\n", ret);
215 pr_err("Only frequency scaling available\n");
Mark Brownb3748dd2009-06-15 11:23:20 +0100216 vddarm = NULL;
217 } else {
Mark Brown43f10692009-11-03 14:42:11 +0000218 s3c64xx_cpufreq_config_regulator();
Mark Brownb3748dd2009-06-15 11:23:20 +0100219 }
Mark Browna6a43412011-12-05 18:22:01 +0000220
221 vddint = regulator_get(NULL, "vddint");
222 if (IS_ERR(vddint)) {
223 ret = PTR_ERR(vddint);
224 pr_err("Failed to obtain VDDINT: %d\n", ret);
225 vddint = NULL;
226 }
Mark Brownb3748dd2009-06-15 11:23:20 +0100227#endif
228
229 freq = s3c64xx_freq_table;
230 while (freq->frequency != CPUFREQ_TABLE_END) {
231 unsigned long r;
232
233 /* Check for frequencies we can generate */
234 r = clk_round_rate(armclk, freq->frequency * 1000);
235 r /= 1000;
Mark Brown383af9c2009-11-03 14:42:07 +0000236 if (r != freq->frequency) {
Mark Browna6a43412011-12-05 18:22:01 +0000237 pr_debug("%dkHz unsupported by clock\n",
Mark Brown383af9c2009-11-03 14:42:07 +0000238 freq->frequency);
Mark Brownb3748dd2009-06-15 11:23:20 +0100239 freq->frequency = CPUFREQ_ENTRY_INVALID;
Mark Brown383af9c2009-11-03 14:42:07 +0000240 }
Mark Brownb3748dd2009-06-15 11:23:20 +0100241
242 /* If we have no regulator then assume startup
243 * frequency is the maximum we can support. */
244 if (!vddarm && freq->frequency > s3c64xx_cpufreq_get_speed(0))
245 freq->frequency = CPUFREQ_ENTRY_INVALID;
246
247 freq++;
248 }
249
250 policy->cur = clk_get_rate(armclk) / 1000;
251
Mark Brown43f10692009-11-03 14:42:11 +0000252 /* Datasheet says PLL stabalisation time (if we were to use
253 * the PLLs, which we don't currently) is ~300us worst case,
254 * but add some fudge.
255 */
256 policy->cpuinfo.transition_latency = (500 * 1000) + regulator_latency;
Mark Brownb3748dd2009-06-15 11:23:20 +0100257
258 ret = cpufreq_frequency_table_cpuinfo(policy, s3c64xx_freq_table);
259 if (ret != 0) {
Mark Browna6a43412011-12-05 18:22:01 +0000260 pr_err("Failed to configure frequency table: %d\n",
Mark Brownb3748dd2009-06-15 11:23:20 +0100261 ret);
262 regulator_put(vddarm);
263 clk_put(armclk);
264 }
265
266 return ret;
267}
268
269static struct cpufreq_driver s3c64xx_cpufreq_driver = {
270 .owner = THIS_MODULE,
271 .flags = 0,
272 .verify = s3c64xx_cpufreq_verify_speed,
273 .target = s3c64xx_cpufreq_set_target,
274 .get = s3c64xx_cpufreq_get_speed,
275 .init = s3c64xx_cpufreq_driver_init,
276 .name = "s3c",
277};
278
279static int __init s3c64xx_cpufreq_init(void)
280{
281 return cpufreq_register_driver(&s3c64xx_cpufreq_driver);
282}
283module_init(s3c64xx_cpufreq_init);