blob: fec8f58784388e4fab5ee873dbf3fab5ff7d1896 [file] [log] [blame]
Linus Torvalds1da177e2005-04-16 15:20:36 -07001/*
2 * linux/arch/arm/mm/proc-arm1022.S: MMU functions for ARM1022E
3 *
4 * Copyright (C) 2000 ARM Limited
5 * Copyright (C) 2000 Deep Blue Solutions Ltd.
Hyok S. Choid090ddd2006-06-28 14:10:01 +01006 * hacked for non-paged-MM by Hyok S. Choi, 2003.
Linus Torvalds1da177e2005-04-16 15:20:36 -07007 *
8 * This program is free software; you can redistribute it and/or modify
9 * it under the terms of the GNU General Public License as published by
10 * the Free Software Foundation; either version 2 of the License, or
11 * (at your option) any later version.
12 *
13 *
14 * These are the low level assembler for performing cache and TLB
15 * functions on the ARM1022E.
16 */
17#include <linux/linkage.h>
Linus Torvalds1da177e2005-04-16 15:20:36 -070018#include <linux/init.h>
19#include <asm/assembler.h>
Sam Ravnborge6ae7442005-09-09 21:08:59 +020020#include <asm/asm-offsets.h>
Russell King5ec94072008-09-07 19:15:31 +010021#include <asm/hwcap.h>
Russell King74945c82006-03-16 14:44:36 +000022#include <asm/pgtable-hwdef.h>
Linus Torvalds1da177e2005-04-16 15:20:36 -070023#include <asm/pgtable.h>
Linus Torvalds1da177e2005-04-16 15:20:36 -070024#include <asm/ptrace.h>
25
Russell King00eb0f62006-07-03 12:36:07 +010026#include "proc-macros.S"
27
Linus Torvalds1da177e2005-04-16 15:20:36 -070028/*
29 * This is the maximum size of an area which will be invalidated
30 * using the single invalidate entry instructions. Anything larger
31 * than this, and we go for the whole cache.
32 *
33 * This value should be chosen such that we choose the cheapest
34 * alternative.
35 */
36#define MAX_AREA_SIZE 32768
37
38/*
39 * The size of one data cache line.
40 */
41#define CACHE_DLINESIZE 32
42
43/*
44 * The number of data cache segments.
45 */
46#define CACHE_DSEGMENTS 16
47
48/*
49 * The number of lines in a cache segment.
50 */
51#define CACHE_DENTRIES 64
52
53/*
54 * This is the size at which it becomes more efficient to
55 * clean the whole cache, rather than using the individual
56 * cache line maintainence instructions.
57 */
58#define CACHE_DLIMIT 32768
59
60 .text
61/*
62 * cpu_arm1022_proc_init()
63 */
64ENTRY(cpu_arm1022_proc_init)
65 mov pc, lr
66
67/*
68 * cpu_arm1022_proc_fin()
69 */
70ENTRY(cpu_arm1022_proc_fin)
71 stmfd sp!, {lr}
72 mov ip, #PSR_F_BIT | PSR_I_BIT | SVC_MODE
73 msr cpsr_c, ip
74 bl arm1022_flush_kern_cache_all
75 mrc p15, 0, r0, c1, c0, 0 @ ctrl register
76 bic r0, r0, #0x1000 @ ...i............
77 bic r0, r0, #0x000e @ ............wca.
78 mcr p15, 0, r0, c1, c0, 0 @ disable caches
79 ldmfd sp!, {pc}
80
81/*
82 * cpu_arm1022_reset(loc)
83 *
84 * Perform a soft reset of the system. Put the CPU into the
85 * same state as it would be if it had been reset, and branch
86 * to what would be the reset vector.
87 *
88 * loc: location to jump to for soft reset
89 */
90 .align 5
91ENTRY(cpu_arm1022_reset)
92 mov ip, #0
93 mcr p15, 0, ip, c7, c7, 0 @ invalidate I,D caches
94 mcr p15, 0, ip, c7, c10, 4 @ drain WB
Hyok S. Choid090ddd2006-06-28 14:10:01 +010095#ifdef CONFIG_MMU
Linus Torvalds1da177e2005-04-16 15:20:36 -070096 mcr p15, 0, ip, c8, c7, 0 @ invalidate I & D TLBs
Hyok S. Choid090ddd2006-06-28 14:10:01 +010097#endif
Linus Torvalds1da177e2005-04-16 15:20:36 -070098 mrc p15, 0, ip, c1, c0, 0 @ ctrl register
99 bic ip, ip, #0x000f @ ............wcam
100 bic ip, ip, #0x1100 @ ...i...s........
101 mcr p15, 0, ip, c1, c0, 0 @ ctrl register
102 mov pc, r0
103
104/*
105 * cpu_arm1022_do_idle()
106 */
107 .align 5
108ENTRY(cpu_arm1022_do_idle)
109 mcr p15, 0, r0, c7, c0, 4 @ Wait for interrupt
110 mov pc, lr
111
112/* ================================= CACHE ================================ */
113
114 .align 5
115/*
116 * flush_user_cache_all()
117 *
118 * Invalidate all cache entries in a particular address
119 * space.
120 */
121ENTRY(arm1022_flush_user_cache_all)
122 /* FALLTHROUGH */
123/*
124 * flush_kern_cache_all()
125 *
126 * Clean and invalidate the entire cache.
127 */
128ENTRY(arm1022_flush_kern_cache_all)
129 mov r2, #VM_EXEC
130 mov ip, #0
131__flush_whole_cache:
132#ifndef CONFIG_CPU_DCACHE_DISABLE
133 mov r1, #(CACHE_DSEGMENTS - 1) << 5 @ 16 segments
1341: orr r3, r1, #(CACHE_DENTRIES - 1) << 26 @ 64 entries
1352: mcr p15, 0, r3, c7, c14, 2 @ clean+invalidate D index
136 subs r3, r3, #1 << 26
137 bcs 2b @ entries 63 to 0
138 subs r1, r1, #1 << 5
139 bcs 1b @ segments 15 to 0
140#endif
141 tst r2, #VM_EXEC
142#ifndef CONFIG_CPU_ICACHE_DISABLE
143 mcrne p15, 0, ip, c7, c5, 0 @ invalidate I cache
144#endif
145 mcrne p15, 0, ip, c7, c10, 4 @ drain WB
146 mov pc, lr
147
148/*
149 * flush_user_cache_range(start, end, flags)
150 *
151 * Invalidate a range of cache entries in the specified
152 * address space.
153 *
154 * - start - start address (inclusive)
155 * - end - end address (exclusive)
156 * - flags - vm_flags for this space
157 */
158ENTRY(arm1022_flush_user_cache_range)
159 mov ip, #0
160 sub r3, r1, r0 @ calculate total size
161 cmp r3, #CACHE_DLIMIT
162 bhs __flush_whole_cache
163
164#ifndef CONFIG_CPU_DCACHE_DISABLE
1651: mcr p15, 0, r0, c7, c14, 1 @ clean+invalidate D entry
166 add r0, r0, #CACHE_DLINESIZE
167 cmp r0, r1
168 blo 1b
169#endif
170 tst r2, #VM_EXEC
171#ifndef CONFIG_CPU_ICACHE_DISABLE
172 mcrne p15, 0, ip, c7, c5, 0 @ invalidate I cache
173#endif
174 mcrne p15, 0, ip, c7, c10, 4 @ drain WB
175 mov pc, lr
176
177/*
178 * coherent_kern_range(start, end)
179 *
180 * Ensure coherency between the Icache and the Dcache in the
181 * region described by start. If you have non-snooping
182 * Harvard caches, you need to implement this function.
183 *
184 * - start - virtual start address
185 * - end - virtual end address
186 */
187ENTRY(arm1022_coherent_kern_range)
188 /* FALLTHROUGH */
189
190/*
191 * coherent_user_range(start, end)
192 *
193 * Ensure coherency between the Icache and the Dcache in the
194 * region described by start. If you have non-snooping
195 * Harvard caches, you need to implement this function.
196 *
197 * - start - virtual start address
198 * - end - virtual end address
199 */
200ENTRY(arm1022_coherent_user_range)
201 mov ip, #0
202 bic r0, r0, #CACHE_DLINESIZE - 1
2031:
204#ifndef CONFIG_CPU_DCACHE_DISABLE
205 mcr p15, 0, r0, c7, c10, 1 @ clean D entry
206#endif
207#ifndef CONFIG_CPU_ICACHE_DISABLE
208 mcr p15, 0, r0, c7, c5, 1 @ invalidate I entry
209#endif
210 add r0, r0, #CACHE_DLINESIZE
211 cmp r0, r1
212 blo 1b
213 mcr p15, 0, ip, c7, c10, 4 @ drain WB
214 mov pc, lr
215
216/*
Russell King2c9b9c82009-11-26 12:56:21 +0000217 * flush_kern_dcache_area(void *addr, size_t size)
Linus Torvalds1da177e2005-04-16 15:20:36 -0700218 *
219 * Ensure no D cache aliasing occurs, either with itself or
220 * the I cache
221 *
Russell King2c9b9c82009-11-26 12:56:21 +0000222 * - addr - kernel address
223 * - size - region size
Linus Torvalds1da177e2005-04-16 15:20:36 -0700224 */
Russell King2c9b9c82009-11-26 12:56:21 +0000225ENTRY(arm1022_flush_kern_dcache_area)
Linus Torvalds1da177e2005-04-16 15:20:36 -0700226 mov ip, #0
227#ifndef CONFIG_CPU_DCACHE_DISABLE
Russell King2c9b9c82009-11-26 12:56:21 +0000228 add r1, r0, r1
Linus Torvalds1da177e2005-04-16 15:20:36 -07002291: mcr p15, 0, r0, c7, c14, 1 @ clean+invalidate D entry
230 add r0, r0, #CACHE_DLINESIZE
231 cmp r0, r1
232 blo 1b
233#endif
234 mcr p15, 0, ip, c7, c10, 4 @ drain WB
235 mov pc, lr
236
237/*
238 * dma_inv_range(start, end)
239 *
240 * Invalidate (discard) the specified virtual address range.
241 * May not write back any entries. If 'start' or 'end'
242 * are not cache line aligned, those lines must be written
243 * back.
244 *
245 * - start - virtual start address
246 * - end - virtual end address
247 *
248 * (same as v4wb)
249 */
250ENTRY(arm1022_dma_inv_range)
251 mov ip, #0
252#ifndef CONFIG_CPU_DCACHE_DISABLE
253 tst r0, #CACHE_DLINESIZE - 1
254 bic r0, r0, #CACHE_DLINESIZE - 1
255 mcrne p15, 0, r0, c7, c10, 1 @ clean D entry
256 tst r1, #CACHE_DLINESIZE - 1
257 mcrne p15, 0, r1, c7, c10, 1 @ clean D entry
2581: mcr p15, 0, r0, c7, c6, 1 @ invalidate D entry
259 add r0, r0, #CACHE_DLINESIZE
260 cmp r0, r1
261 blo 1b
262#endif
263 mcr p15, 0, ip, c7, c10, 4 @ drain WB
264 mov pc, lr
265
266/*
267 * dma_clean_range(start, end)
268 *
269 * Clean the specified virtual address range.
270 *
271 * - start - virtual start address
272 * - end - virtual end address
273 *
274 * (same as v4wb)
275 */
276ENTRY(arm1022_dma_clean_range)
277 mov ip, #0
278#ifndef CONFIG_CPU_DCACHE_DISABLE
279 bic r0, r0, #CACHE_DLINESIZE - 1
2801: mcr p15, 0, r0, c7, c10, 1 @ clean D entry
281 add r0, r0, #CACHE_DLINESIZE
282 cmp r0, r1
283 blo 1b
284#endif
285 mcr p15, 0, ip, c7, c10, 4 @ drain WB
286 mov pc, lr
287
288/*
289 * dma_flush_range(start, end)
290 *
291 * Clean and invalidate the specified virtual address range.
292 *
293 * - start - virtual start address
294 * - end - virtual end address
295 */
296ENTRY(arm1022_dma_flush_range)
297 mov ip, #0
298#ifndef CONFIG_CPU_DCACHE_DISABLE
299 bic r0, r0, #CACHE_DLINESIZE - 1
3001: mcr p15, 0, r0, c7, c14, 1 @ clean+invalidate D entry
301 add r0, r0, #CACHE_DLINESIZE
302 cmp r0, r1
303 blo 1b
304#endif
305 mcr p15, 0, ip, c7, c10, 4 @ drain WB
306 mov pc, lr
307
Russell Kinga9c91472009-11-26 16:19:58 +0000308/*
309 * dma_map_area(start, size, dir)
310 * - start - kernel virtual start address
311 * - size - size of region
312 * - dir - DMA direction
313 */
314ENTRY(arm1022_dma_map_area)
315 add r1, r1, r0
316 cmp r2, #DMA_TO_DEVICE
317 beq arm1022_dma_clean_range
318 bcs arm1022_dma_inv_range
319 b arm1022_dma_flush_range
320ENDPROC(arm1022_dma_map_area)
321
322/*
323 * dma_unmap_area(start, size, dir)
324 * - start - kernel virtual start address
325 * - size - size of region
326 * - dir - DMA direction
327 */
328ENTRY(arm1022_dma_unmap_area)
329 mov pc, lr
330ENDPROC(arm1022_dma_unmap_area)
331
Linus Torvalds1da177e2005-04-16 15:20:36 -0700332ENTRY(arm1022_cache_fns)
333 .long arm1022_flush_kern_cache_all
334 .long arm1022_flush_user_cache_all
335 .long arm1022_flush_user_cache_range
336 .long arm1022_coherent_kern_range
337 .long arm1022_coherent_user_range
Russell King2c9b9c82009-11-26 12:56:21 +0000338 .long arm1022_flush_kern_dcache_area
Russell Kinga9c91472009-11-26 16:19:58 +0000339 .long arm1022_dma_map_area
340 .long arm1022_dma_unmap_area
Linus Torvalds1da177e2005-04-16 15:20:36 -0700341 .long arm1022_dma_inv_range
342 .long arm1022_dma_clean_range
343 .long arm1022_dma_flush_range
344
345 .align 5
346ENTRY(cpu_arm1022_dcache_clean_area)
347#ifndef CONFIG_CPU_DCACHE_DISABLE
348 mov ip, #0
3491: mcr p15, 0, r0, c7, c10, 1 @ clean D entry
350 add r0, r0, #CACHE_DLINESIZE
351 subs r1, r1, #CACHE_DLINESIZE
352 bhi 1b
353#endif
354 mov pc, lr
355
356/* =============================== PageTable ============================== */
357
358/*
359 * cpu_arm1022_switch_mm(pgd)
360 *
361 * Set the translation base pointer to be as described by pgd.
362 *
363 * pgd: new page tables
364 */
365 .align 5
366ENTRY(cpu_arm1022_switch_mm)
Hyok S. Choid090ddd2006-06-28 14:10:01 +0100367#ifdef CONFIG_MMU
Linus Torvalds1da177e2005-04-16 15:20:36 -0700368#ifndef CONFIG_CPU_DCACHE_DISABLE
369 mov r1, #(CACHE_DSEGMENTS - 1) << 5 @ 16 segments
3701: orr r3, r1, #(CACHE_DENTRIES - 1) << 26 @ 64 entries
3712: mcr p15, 0, r3, c7, c14, 2 @ clean+invalidate D index
372 subs r3, r3, #1 << 26
373 bcs 2b @ entries 63 to 0
374 subs r1, r1, #1 << 5
375 bcs 1b @ segments 15 to 0
376#endif
377 mov r1, #0
378#ifndef CONFIG_CPU_ICACHE_DISABLE
379 mcr p15, 0, r1, c7, c5, 0 @ invalidate I cache
380#endif
381 mcr p15, 0, r1, c7, c10, 4 @ drain WB
382 mcr p15, 0, r0, c2, c0, 0 @ load page table pointer
383 mcr p15, 0, r1, c8, c7, 0 @ invalidate I & D TLBs
Hyok S. Choid090ddd2006-06-28 14:10:01 +0100384#endif
Linus Torvalds1da177e2005-04-16 15:20:36 -0700385 mov pc, lr
386
387/*
Russell Kingad1ae2f2006-12-13 14:34:43 +0000388 * cpu_arm1022_set_pte_ext(ptep, pte, ext)
Linus Torvalds1da177e2005-04-16 15:20:36 -0700389 *
390 * Set a PTE and flush it out
391 */
392 .align 5
Russell Kingad1ae2f2006-12-13 14:34:43 +0000393ENTRY(cpu_arm1022_set_pte_ext)
Hyok S. Choid090ddd2006-06-28 14:10:01 +0100394#ifdef CONFIG_MMU
Russell Kingda091652008-09-06 17:19:08 +0100395 armv3_set_pte_ext
Linus Torvalds1da177e2005-04-16 15:20:36 -0700396 mov r0, r0
397#ifndef CONFIG_CPU_DCACHE_DISABLE
398 mcr p15, 0, r0, c7, c10, 1 @ clean D entry
399#endif
Hyok S. Choid090ddd2006-06-28 14:10:01 +0100400#endif /* CONFIG_MMU */
Linus Torvalds1da177e2005-04-16 15:20:36 -0700401 mov pc, lr
402
403 __INIT
404
405 .type __arm1022_setup, #function
406__arm1022_setup:
407 mov r0, #0
408 mcr p15, 0, r0, c7, c7 @ invalidate I,D caches on v4
409 mcr p15, 0, r0, c7, c10, 4 @ drain write buffer on v4
Hyok S. Choid090ddd2006-06-28 14:10:01 +0100410#ifdef CONFIG_MMU
Linus Torvalds1da177e2005-04-16 15:20:36 -0700411 mcr p15, 0, r0, c8, c7 @ invalidate I,D TLBs on v4
Hyok S. Choid090ddd2006-06-28 14:10:01 +0100412#endif
Russell King22b190862006-06-29 15:09:57 +0100413 adr r5, arm1022_crval
414 ldmia r5, {r5, r6}
Linus Torvalds1da177e2005-04-16 15:20:36 -0700415 mrc p15, 0, r0, c1, c0 @ get control register v4
Linus Torvalds1da177e2005-04-16 15:20:36 -0700416 bic r0, r0, r5
Russell King22b190862006-06-29 15:09:57 +0100417 orr r0, r0, r6
Linus Torvalds1da177e2005-04-16 15:20:36 -0700418#ifdef CONFIG_CPU_CACHE_ROUND_ROBIN
419 orr r0, r0, #0x4000 @ .R..............
420#endif
421 mov pc, lr
422 .size __arm1022_setup, . - __arm1022_setup
423
424 /*
425 * R
426 * .RVI ZFRS BLDP WCAM
427 * .011 1001 ..11 0101
428 *
429 */
Russell King22b190862006-06-29 15:09:57 +0100430 .type arm1022_crval, #object
431arm1022_crval:
432 crval clear=0x00007f3f, mmuset=0x00003935, ucset=0x00001930
Linus Torvalds1da177e2005-04-16 15:20:36 -0700433
434 __INITDATA
435
436/*
437 * Purpose : Function pointers used to access above functions - all calls
438 * come through these
439 */
440 .type arm1022_processor_functions, #object
441arm1022_processor_functions:
442 .word v4t_early_abort
Kirill A. Shutemov4fb28472009-09-25 13:39:47 +0100443 .word legacy_pabort
Linus Torvalds1da177e2005-04-16 15:20:36 -0700444 .word cpu_arm1022_proc_init
445 .word cpu_arm1022_proc_fin
446 .word cpu_arm1022_reset
447 .word cpu_arm1022_do_idle
448 .word cpu_arm1022_dcache_clean_area
449 .word cpu_arm1022_switch_mm
Russell Kingad1ae2f2006-12-13 14:34:43 +0000450 .word cpu_arm1022_set_pte_ext
Linus Torvalds1da177e2005-04-16 15:20:36 -0700451 .size arm1022_processor_functions, . - arm1022_processor_functions
452
453 .section ".rodata"
454
455 .type cpu_arch_name, #object
456cpu_arch_name:
457 .asciz "armv5te"
458 .size cpu_arch_name, . - cpu_arch_name
459
460 .type cpu_elf_name, #object
461cpu_elf_name:
462 .asciz "v5"
463 .size cpu_elf_name, . - cpu_elf_name
464
465 .type cpu_arm1022_name, #object
466cpu_arm1022_name:
Russell King264edb32006-06-29 15:03:09 +0100467 .asciz "ARM1022"
Linus Torvalds1da177e2005-04-16 15:20:36 -0700468 .size cpu_arm1022_name, . - cpu_arm1022_name
469
470 .align
471
Ben Dooks02b7dd12005-09-20 16:35:03 +0100472 .section ".proc.info.init", #alloc, #execinstr
Linus Torvalds1da177e2005-04-16 15:20:36 -0700473
474 .type __arm1022_proc_info,#object
475__arm1022_proc_info:
476 .long 0x4105a220 @ ARM 1022E (v5TE)
477 .long 0xff0ffff0
478 .long PMD_TYPE_SECT | \
479 PMD_BIT4 | \
480 PMD_SECT_AP_WRITE | \
481 PMD_SECT_AP_READ
Russell King8799ee92006-06-29 18:24:21 +0100482 .long PMD_TYPE_SECT | \
483 PMD_BIT4 | \
484 PMD_SECT_AP_WRITE | \
485 PMD_SECT_AP_READ
Linus Torvalds1da177e2005-04-16 15:20:36 -0700486 b __arm1022_setup
487 .long cpu_arch_name
488 .long cpu_elf_name
489 .long HWCAP_SWP | HWCAP_HALF | HWCAP_THUMB | HWCAP_EDSP
490 .long cpu_arm1022_name
491 .long arm1022_processor_functions
492 .long v4wbi_tlb_fns
493 .long v4wb_user_fns
494 .long arm1022_cache_fns
495 .size __arm1022_proc_info, . - __arm1022_proc_info