blob: 2b256694eca6b1c48d63dd31f3ca532eb8b741c8 [file] [log] [blame]
Stefan Roesea4095512008-01-16 18:24:52 +11001/*
2 * Device Tree Source for AMCC Haleakala (405EXr)
3 *
4 * Copyright 2008 DENX Software Engineering, Stefan Roese <sr@denx.de>
5 *
6 * This file is licensed under the terms of the GNU General Public
7 * License version 2. This program is licensed "as is" without
8 * any warranty of any kind, whether express or implied.
9 */
10
David Gibson71f34972008-05-15 16:46:39 +100011/dts-v1/;
12
Stefan Roesea4095512008-01-16 18:24:52 +110013/ {
14 #address-cells = <1>;
15 #size-cells = <1>;
16 model = "amcc,haleakala";
Stefan Roese145692a2008-03-20 21:33:39 +110017 compatible = "amcc,haleakala", "amcc,kilauea";
David Gibson71f34972008-05-15 16:46:39 +100018 dcr-parent = <&{/cpus/cpu@0}>;
Stefan Roesea4095512008-01-16 18:24:52 +110019
20 aliases {
21 ethernet0 = &EMAC0;
22 serial0 = &UART0;
23 serial1 = &UART1;
24 };
25
26 cpus {
27 #address-cells = <1>;
28 #size-cells = <0>;
29
30 cpu@0 {
31 device_type = "cpu";
32 model = "PowerPC,405EXr";
David Gibson71f34972008-05-15 16:46:39 +100033 reg = <0x00000000>;
Stefan Roesea4095512008-01-16 18:24:52 +110034 clock-frequency = <0>; /* Filled in by U-Boot */
35 timebase-frequency = <0>; /* Filled in by U-Boot */
David Gibson71f34972008-05-15 16:46:39 +100036 i-cache-line-size = <32>;
37 d-cache-line-size = <32>;
38 i-cache-size = <16384>; /* 16 kB */
39 d-cache-size = <16384>; /* 16 kB */
Stefan Roesea4095512008-01-16 18:24:52 +110040 dcr-controller;
41 dcr-access-method = "native";
42 };
43 };
44
45 memory {
46 device_type = "memory";
David Gibson71f34972008-05-15 16:46:39 +100047 reg = <0x00000000 0x00000000>; /* Filled in by U-Boot */
Stefan Roesea4095512008-01-16 18:24:52 +110048 };
49
50 UIC0: interrupt-controller {
51 compatible = "ibm,uic-405exr", "ibm,uic";
52 interrupt-controller;
53 cell-index = <0>;
David Gibson71f34972008-05-15 16:46:39 +100054 dcr-reg = <0x0c0 0x009>;
Stefan Roesea4095512008-01-16 18:24:52 +110055 #address-cells = <0>;
56 #size-cells = <0>;
57 #interrupt-cells = <2>;
58 };
59
60 UIC1: interrupt-controller1 {
61 compatible = "ibm,uic-405exr","ibm,uic";
62 interrupt-controller;
63 cell-index = <1>;
David Gibson71f34972008-05-15 16:46:39 +100064 dcr-reg = <0x0d0 0x009>;
Stefan Roesea4095512008-01-16 18:24:52 +110065 #address-cells = <0>;
66 #size-cells = <0>;
67 #interrupt-cells = <2>;
David Gibson71f34972008-05-15 16:46:39 +100068 interrupts = <0x1e 0x4 0x1f 0x4>; /* cascade */
Stefan Roesea4095512008-01-16 18:24:52 +110069 interrupt-parent = <&UIC0>;
70 };
71
72 UIC2: interrupt-controller2 {
73 compatible = "ibm,uic-405exr","ibm,uic";
74 interrupt-controller;
75 cell-index = <2>;
David Gibson71f34972008-05-15 16:46:39 +100076 dcr-reg = <0x0e0 0x009>;
Stefan Roesea4095512008-01-16 18:24:52 +110077 #address-cells = <0>;
78 #size-cells = <0>;
79 #interrupt-cells = <2>;
David Gibson71f34972008-05-15 16:46:39 +100080 interrupts = <0x1c 0x4 0x1d 0x4>; /* cascade */
Stefan Roesea4095512008-01-16 18:24:52 +110081 interrupt-parent = <&UIC0>;
82 };
83
84 plb {
85 compatible = "ibm,plb-405exr", "ibm,plb4";
86 #address-cells = <1>;
87 #size-cells = <1>;
88 ranges;
89 clock-frequency = <0>; /* Filled in by U-Boot */
90
91 SDRAM0: memory-controller {
Grant Erickson94ce1c52008-12-18 12:34:05 +000092 compatible = "ibm,sdram-405exr", "ibm,sdram-4xx-ddr2";
David Gibson71f34972008-05-15 16:46:39 +100093 dcr-reg = <0x010 0x002>;
Grant Erickson94ce1c52008-12-18 12:34:05 +000094 interrupt-parent = <&UIC2>;
95 interrupts = <0x5 0x4 /* ECC DED Error */
96 0x6 0x4>; /* ECC SEC Error */
Stefan Roesea4095512008-01-16 18:24:52 +110097 };
98
99 MAL0: mcmal {
100 compatible = "ibm,mcmal-405exr", "ibm,mcmal2";
David Gibson71f34972008-05-15 16:46:39 +1000101 dcr-reg = <0x180 0x062>;
Stefan Roesea4095512008-01-16 18:24:52 +1100102 num-tx-chans = <2>;
103 num-rx-chans = <2>;
104 interrupt-parent = <&MAL0>;
David Gibson71f34972008-05-15 16:46:39 +1000105 interrupts = <0x0 0x1 0x2 0x3 0x4>;
Stefan Roesea4095512008-01-16 18:24:52 +1100106 #interrupt-cells = <1>;
107 #address-cells = <0>;
108 #size-cells = <0>;
David Gibson71f34972008-05-15 16:46:39 +1000109 interrupt-map = </*TXEOB*/ 0x0 &UIC0 0xa 0x4
110 /*RXEOB*/ 0x1 &UIC0 0xb 0x4
111 /*SERR*/ 0x2 &UIC1 0x0 0x4
112 /*TXDE*/ 0x3 &UIC1 0x1 0x4
113 /*RXDE*/ 0x4 &UIC1 0x2 0x4>;
114 interrupt-map-mask = <0xffffffff>;
Stefan Roesea4095512008-01-16 18:24:52 +1100115 };
116
117 POB0: opb {
118 compatible = "ibm,opb-405exr", "ibm,opb";
119 #address-cells = <1>;
120 #size-cells = <1>;
David Gibson71f34972008-05-15 16:46:39 +1000121 ranges = <0x80000000 0x80000000 0x10000000
122 0xef600000 0xef600000 0x00a00000
123 0xf0000000 0xf0000000 0x10000000>;
124 dcr-reg = <0x0a0 0x005>;
Stefan Roesea4095512008-01-16 18:24:52 +1100125 clock-frequency = <0>; /* Filled in by U-Boot */
126
127 EBC0: ebc {
128 compatible = "ibm,ebc-405exr", "ibm,ebc";
David Gibson71f34972008-05-15 16:46:39 +1000129 dcr-reg = <0x012 0x002>;
Stefan Roesea4095512008-01-16 18:24:52 +1100130 #address-cells = <2>;
131 #size-cells = <1>;
132 clock-frequency = <0>; /* Filled in by U-Boot */
133 /* ranges property is supplied by U-Boot */
David Gibson71f34972008-05-15 16:46:39 +1000134 interrupts = <0x5 0x1>;
Stefan Roesea4095512008-01-16 18:24:52 +1100135 interrupt-parent = <&UIC1>;
136
137 nor_flash@0,0 {
138 compatible = "amd,s29gl512n", "cfi-flash";
139 bank-width = <2>;
David Gibson71f34972008-05-15 16:46:39 +1000140 reg = <0x00000000 0x00000000 0x04000000>;
Stefan Roesea4095512008-01-16 18:24:52 +1100141 #address-cells = <1>;
142 #size-cells = <1>;
143 partition@0 {
144 label = "kernel";
David Gibson71f34972008-05-15 16:46:39 +1000145 reg = <0x00000000 0x00200000>;
Stefan Roesea4095512008-01-16 18:24:52 +1100146 };
147 partition@200000 {
148 label = "root";
David Gibson71f34972008-05-15 16:46:39 +1000149 reg = <0x00200000 0x00200000>;
Stefan Roesea4095512008-01-16 18:24:52 +1100150 };
151 partition@400000 {
152 label = "user";
David Gibson71f34972008-05-15 16:46:39 +1000153 reg = <0x00400000 0x03b60000>;
Stefan Roesea4095512008-01-16 18:24:52 +1100154 };
155 partition@3f60000 {
156 label = "env";
David Gibson71f34972008-05-15 16:46:39 +1000157 reg = <0x03f60000 0x00040000>;
Stefan Roesea4095512008-01-16 18:24:52 +1100158 };
159 partition@3fa0000 {
160 label = "u-boot";
David Gibson71f34972008-05-15 16:46:39 +1000161 reg = <0x03fa0000 0x00060000>;
Stefan Roesea4095512008-01-16 18:24:52 +1100162 };
163 };
164 };
165
166 UART0: serial@ef600200 {
167 device_type = "serial";
168 compatible = "ns16550";
David Gibson71f34972008-05-15 16:46:39 +1000169 reg = <0xef600200 0x00000008>;
170 virtual-reg = <0xef600200>;
Stefan Roesea4095512008-01-16 18:24:52 +1100171 clock-frequency = <0>; /* Filled in by U-Boot */
172 current-speed = <0>;
173 interrupt-parent = <&UIC0>;
David Gibson71f34972008-05-15 16:46:39 +1000174 interrupts = <0x1a 0x4>;
Stefan Roesea4095512008-01-16 18:24:52 +1100175 };
176
177 UART1: serial@ef600300 {
178 device_type = "serial";
179 compatible = "ns16550";
David Gibson71f34972008-05-15 16:46:39 +1000180 reg = <0xef600300 0x00000008>;
181 virtual-reg = <0xef600300>;
Stefan Roesea4095512008-01-16 18:24:52 +1100182 clock-frequency = <0>; /* Filled in by U-Boot */
183 current-speed = <0>;
184 interrupt-parent = <&UIC0>;
David Gibson71f34972008-05-15 16:46:39 +1000185 interrupts = <0x1 0x4>;
Stefan Roesea4095512008-01-16 18:24:52 +1100186 };
187
188 IIC0: i2c@ef600400 {
189 compatible = "ibm,iic-405exr", "ibm,iic";
David Gibson71f34972008-05-15 16:46:39 +1000190 reg = <0xef600400 0x00000014>;
Stefan Roesea4095512008-01-16 18:24:52 +1100191 interrupt-parent = <&UIC0>;
David Gibson71f34972008-05-15 16:46:39 +1000192 interrupts = <0x2 0x4>;
Stefan Roesea4095512008-01-16 18:24:52 +1100193 };
194
195 IIC1: i2c@ef600500 {
196 compatible = "ibm,iic-405exr", "ibm,iic";
David Gibson71f34972008-05-15 16:46:39 +1000197 reg = <0xef600500 0x00000014>;
Stefan Roesea4095512008-01-16 18:24:52 +1100198 interrupt-parent = <&UIC0>;
David Gibson71f34972008-05-15 16:46:39 +1000199 interrupts = <0x7 0x4>;
Stefan Roesea4095512008-01-16 18:24:52 +1100200 };
201
202
203 RGMII0: emac-rgmii@ef600b00 {
204 compatible = "ibm,rgmii-405exr", "ibm,rgmii";
David Gibson71f34972008-05-15 16:46:39 +1000205 reg = <0xef600b00 0x00000104>;
Stefan Roesea4095512008-01-16 18:24:52 +1100206 has-mdio;
207 };
208
209 EMAC0: ethernet@ef600900 {
David Gibson71f34972008-05-15 16:46:39 +1000210 linux,network-index = <0x0>;
Stefan Roesea4095512008-01-16 18:24:52 +1100211 device_type = "network";
Grant Erickson05781cc2008-07-08 08:03:11 +1000212 compatible = "ibm,emac-405exr", "ibm,emac4sync";
Stefan Roesea4095512008-01-16 18:24:52 +1100213 interrupt-parent = <&EMAC0>;
David Gibson71f34972008-05-15 16:46:39 +1000214 interrupts = <0x0 0x1>;
Stefan Roesea4095512008-01-16 18:24:52 +1100215 #interrupt-cells = <1>;
216 #address-cells = <0>;
217 #size-cells = <0>;
David Gibson71f34972008-05-15 16:46:39 +1000218 interrupt-map = </*Status*/ 0x0 &UIC0 0x18 0x4
219 /*Wake*/ 0x1 &UIC1 0x1d 0x4>;
Grant Erickson05781cc2008-07-08 08:03:11 +1000220 reg = <0xef600900 0x000000c4>;
Stefan Roesea4095512008-01-16 18:24:52 +1100221 local-mac-address = [000000000000]; /* Filled in by U-Boot */
222 mal-device = <&MAL0>;
223 mal-tx-channel = <0>;
224 mal-rx-channel = <0>;
225 cell-index = <0>;
David Gibson71f34972008-05-15 16:46:39 +1000226 max-frame-size = <9000>;
227 rx-fifo-size = <4096>;
228 tx-fifo-size = <2048>;
Dave Mitchell835ad8e2009-10-08 06:33:29 +0000229 rx-fifo-size-gige = <16384>;
230 tx-fifo-size-gige = <16384>;
Stefan Roesea4095512008-01-16 18:24:52 +1100231 phy-mode = "rgmii";
David Gibson71f34972008-05-15 16:46:39 +1000232 phy-map = <0x00000000>;
Stefan Roesea4095512008-01-16 18:24:52 +1100233 rgmii-device = <&RGMII0>;
234 rgmii-channel = <0>;
235 has-inverted-stacr-oc;
236 has-new-stacr-staopc;
237 };
238 };
239
240 PCIE0: pciex@0a0000000 {
241 device_type = "pci";
242 #interrupt-cells = <1>;
243 #size-cells = <2>;
244 #address-cells = <3>;
Stefan Roesee33eb0742008-02-20 21:45:58 +1100245 compatible = "ibm,plb-pciex-405ex", "ibm,plb-pciex";
Stefan Roesea4095512008-01-16 18:24:52 +1100246 primary;
David Gibson71f34972008-05-15 16:46:39 +1000247 port = <0x0>; /* port number */
248 reg = <0xa0000000 0x20000000 /* Config space access */
249 0xef000000 0x00001000>; /* Registers */
250 dcr-reg = <0x040 0x020>;
251 sdr-base = <0x400>;
Stefan Roesea4095512008-01-16 18:24:52 +1100252
253 /* Outbound ranges, one memory and one IO,
254 * later cannot be changed
255 */
David Gibson71f34972008-05-15 16:46:39 +1000256 ranges = <0x02000000 0x00000000 0x80000000 0x90000000 0x00000000 0x08000000
257 0x01000000 0x00000000 0x00000000 0xe0000000 0x00000000 0x00010000>;
Stefan Roesea4095512008-01-16 18:24:52 +1100258
259 /* Inbound 2GB range starting at 0 */
David Gibson71f34972008-05-15 16:46:39 +1000260 dma-ranges = <0x42000000 0x0 0x0 0x0 0x0 0x80000000>;
Stefan Roesea4095512008-01-16 18:24:52 +1100261
262 /* This drives busses 0x00 to 0x3f */
David Gibson71f34972008-05-15 16:46:39 +1000263 bus-range = <0x0 0x3f>;
Stefan Roesea4095512008-01-16 18:24:52 +1100264
265 /* Legacy interrupts (note the weird polarity, the bridge seems
266 * to invert PCIe legacy interrupts).
267 * We are de-swizzling here because the numbers are actually for
268 * port of the root complex virtual P2P bridge. But I want
269 * to avoid putting a node for it in the tree, so the numbers
270 * below are basically de-swizzled numbers.
271 * The real slot is on idsel 0, so the swizzling is 1:1
272 */
David Gibson71f34972008-05-15 16:46:39 +1000273 interrupt-map-mask = <0x0 0x0 0x0 0x7>;
Stefan Roesea4095512008-01-16 18:24:52 +1100274 interrupt-map = <
David Gibson71f34972008-05-15 16:46:39 +1000275 0x0 0x0 0x0 0x1 &UIC2 0x0 0x4 /* swizzled int A */
276 0x0 0x0 0x0 0x2 &UIC2 0x1 0x4 /* swizzled int B */
277 0x0 0x0 0x0 0x3 &UIC2 0x2 0x4 /* swizzled int C */
278 0x0 0x0 0x0 0x4 &UIC2 0x3 0x4 /* swizzled int D */>;
Stefan Roesea4095512008-01-16 18:24:52 +1100279 };
280 };
281};